STLM75M2F STMicroelectronics, STLM75M2F Datasheet - Page 10

IC TEMP SNSR DGTL WATCHDOG 8SOIC

STLM75M2F

Manufacturer Part Number
STLM75M2F
Description
IC TEMP SNSR DGTL WATCHDOG 8SOIC
Manufacturer
STMicroelectronics
Datasheet

Specifications of STLM75M2F

Function
Temp Sensor, Watchdog
Topology
ADC (Sigma Delta), Comparator, Register Bank
Sensor Type
Internal
Sensing Temperature
-55°C ~ 125°C
Output Type
I²C™/SMBus™
Output Alarm
Yes
Output Fan
No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Full Temp Accuracy
+/- 3 C
Digital Output - Bus Interface
Serial (2-Wire, I2C)
Digital Output - Number Of Bits
12 bit
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
For Use With
497-10508 - BOARD EVAL FOR MEMS SENSORS497-10048 - BOARD EVAL ACCELEROMETER497-8848 - EVAL DAUGHTER STLM75 8-SOIC497-6238 - BOARD STLM75/STDS75/ST72F651
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-6926-2
STLM75M2F

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLM75M2F
Manufacturer:
STMicroelectronics
Quantity:
1 850
Part Number:
STLM75M2F
Manufacturer:
STM
Quantity:
280
Part Number:
STLM75M2F
Manufacturer:
ST
0
Part Number:
STLM75M2F
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STLM75M2F
Quantity:
2 500
Operation
2
Note:
10/40
Operation
After each temperature measurement and analog-to-digital conversion, the STLM75 stores
the temperature as a 16-bit two’s complement number (see
selection summary on page
The most significant bit (S) indicates if the temperature is positive or negative:
The most recently converted digital measurement can be read from the temperature register
at any time. Since temperature conversions are performed in the background, reading the
temperature register does not affect the operation in progress.
The temperature data is provided by the 9 MSBs (bits 15 through 7). Bits 6 through 0 are
unused.
temperatures. The data is compared to the values in the T
the OS is updated based on the result of the comparison and the operating mode.
The alarm fault tolerance is controlled by the FT1 and FT0 bits in the configuration register.
They are used to set up a fault queue. This prevents false tripping of the OS/INT pin when
the STLM75 is used in a noisy environment (see
The active state of the OS output can be changed via the polarity bit (POL) in the
configuration register. The power-up default is active-low.
If the user does not wish to use the thermostat capabilities of the STLM75, the OS output
should be left floating.
If the thermostat is not used, the T
system data.
for positive numbers S = 0, and
for negative numbers S = 1.
Table 3 on page 15
17) in the 2-byte temperature register (see
gives examples of the digital output data and corresponding
Doc ID 13296 Rev 12
OS
and T
HYS
registers can be used for general storage of
Table 3 on page
OS
Table 5: Register pointers
and T
15).
HYS
Table 7 on page
registers, and then
STLM75
18).

Related parts for STLM75M2F