M95080-WMN6P STMicroelectronics, M95080-WMN6P Datasheet
M95080-WMN6P
Specifications of M95080-WMN6P
M95080-WMN6P
Available stocks
Related parts for M95080-WMN6P
M95080-WMN6P Summary of contents
Page 1
... More than 40-Year Data Retention Table 1. Product List Reference M95160 M95160-W M95160 M95160-R M95160-S M95080 M95080-W M95080 M95080-R M95080-S September 2005 16Kbit and 8Kbit Serial SPI Bus EEPROM Figure 1. Packages Part Number M95160 M95080 With High Speed Clock 8 1 SO8 (MN) 150 mil width ...
Page 2
... M95160, M95080 TABLE OF CONTENTS FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 SUMMARY DESCRIPTION SIGNAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Serial Data Output ( Serial Data Input ( Serial Clock ( Chip Select ( Hold (HOLD Write Protect ( CONNECTING TO THE SPI BUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 SPI Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 OPERATING FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Power- Device Internal Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Active Power and Standby Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Hold Condition ...
Page 3
... MAXIMUM RATING AND AC PARAMETERS PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 REVISION HISTORY M95160, M95080 3/39 ...
Page 4
... These electrically erasable programmable memo- ry (EEPROM) devices are accessed by a high speed SPI-compatible bus. The memory array is organized as 2048 x 8 bit (M95160), and 1024 x 8 bit (M95080). The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in Table 2 ...
Page 5
... Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register). This pin must be driven either High or Low, and must be stable during all write instructions. M95160, M95080 5/39 ...
Page 6
... CS1 Note: 1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate. 2. These pull-up resistors, R, ensure that the M95080 and M95160 are not selected if the Bus Master leaves the S line in high-imped- ance state (example: during the Master reset sequence). ...
Page 7
... Serial Clock (C). The difference between the two modes, as shown in Figure 5., is the clock polarity when the bus master is in Stand-by mode and not transferring data: – C remains at 0 for (CPOL=0, CPHA=0) – C remains at 1 for (CPOL=1, CPHA=1) MSB M95160, M95080 AI01438B 7/39 ...
Page 8
... M95160, M95080 OPERATING FEATURES Power-up When the power supply is turned on, V from During this time, the Chip Select (S) must be al- lowed to follow the V voltage. It must not be al- CC lowed to float, but should be connected suitable pull-up resistor built-in safety feature, Chip Select (S) is edge sensitive as well as level sensitive ...
Page 9
... SPI bus. M95160 none none 0600h - 07FFh Upper half 0400h - 07FFh 0000h - 07FFh M95160, M95080 Power-up Write Disable (WRDI) instruction completion Write Status Register (WRSR) instruction completion Write (WRITE) instruction completion Array Addresses Protected M95080 ...
Page 10
... M95160, M95080 MEMORY ORGANIZATION The memory is organized as shown in Figure 6. Block Diagram HOLD W Control Logic Address Register and Counter 10/39 Figure 6. High Voltage Generator I/O Shift Register Data Register 1 Page X Decoder Status Register Size of the Read only EEPROM area AI01272C ...
Page 11
... Data Input (D). The device then enters a wait Format state. It waits for the device to be deselected, by 0000 0110 Chip Select (S) being driven High. 0000 0100 0000 0101 0000 0001 0000 0011 0000 0010 Instruction High Impedance M95160, M95080 Figure 7., to send this instruction to AI02281E 11/39 ...
Page 12
... M95160, M95080 Write Disable (WRDI) One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device. As shown in Figure 8., to send this instruction to the device, Chip Select (S) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D) ...
Page 13
... Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) be- come read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for exe- cution Status Register Out MSB M95160, M95080 Table protected against Write Status Register Out MSB AI02031E 3.) be- (WRITE) ...
Page 14
... M95160, M95080 Write Status Register (WRSR) The Write Status Register (WRSR) instruction al- lows new values to be written to the Status Regis- ter. Before it can be accepted, a Write Enable (WREN) instruction must previously have been ex- ecuted. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL) ...
Page 15
... Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used. Table 7. Address Range Bits Device Address Bits Note: b15 to b11 are Don’t Care on the M95160. b15 to b10 are Don’t Care on the M95080 ...
Page 16
... M95160, M95080 Read from Memory Array (READ) As shown in Figure 11., to send this instruction to the device, Chip Select (S) is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The ad- dress is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q) ...
Page 17
... Block Protect (BP1 and BP0) bits 16-Bit Address Table 7., the most significant address bits are Don’t Care. M95160, M95080 Data Byte AI01795D 17/39 ...
Page 18
... M95160, M95080 Figure 13. Page Write (WRITE) Sequence Instruction Data Byte Note: Depending on the memory size, as shown in DELIVERY STATE Initial Delivery State The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0 ...
Page 19
... AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500 , R2=500 ) this specification, is not implied. Exposure to Ab- solute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. Parameter (2) M95160, M95080 Min. Max. Unit –40 130 –65 150 ° ...
Page 20
... Symbol V Supply Voltage CC T Ambient Operating Temperature A Note: 1. This product is under development. For more information, please contact your nearest ST sales office. Table 12. Operating Conditions (M95160-S and M95080-S) Symbol V Supply Voltage CC T Ambient Operating Temperature A Note: 1. This product is under development. For more information, please contact your nearest ST sales office. ...
Page 21
... Output Capacitance (Q) OUT Input Capacitance ( Input Capacitance (other pins) Note: Sampled only, not 100% tested Input Levels Timing Reference Levels 0.8V CC 0.2V CC Test Condition OUT =25°C and a frequency of 5MHz. A M95160, M95080 Input and Output 0.7V CC 0.3V CC AI00825B Min. Max Unit 21/39 ...
Page 22
... Output Low Voltage V OL (1) Output High Voltage V OH Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards. Table 16. DC Characteristics (M95160 and M95080, Device Grade 6) Symbol Parameter I Input Leakage Current LI I Output Leakage Current ...
Page 23
... Table 17. DC Characteristics (M95160-W and M95080-W, Device Grade 3) Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I Supply Current CC Supply Current I CC1 (Standby) V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH Table 18. DC Characteristics (M95160-W and M95080-W, Device Grade 6) ...
Page 24
... CC1 (Standby) V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH Note: 1. Preliminary data Table 20. DC Characteristics (M95160-S and M95080-S) Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I Supply Current CC Supply Current I CC1 ...
Page 25
... Table 21. AC Characteristics (M95160 and M95080, Device Grade 3) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL ...
Page 26
... M95160, M95080 Table 22. AC Characteristics (M95160 and M95080, Device Grade 6) Test conditions specified in Symbol Alt. Parameter f f Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time ...
Page 27
... Table 23. AC Characteristics (M95160-W and M95080-W, Device Grade 3) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL ...
Page 28
... M95160, M95080 Table 24. AC Characteristics (M95160-W and M95080-W, Device Grade 6) Test conditions specified in Symbol Alt. Parameter f f Clock Frequency C SCK Active Setup Time SLCH CSS1 S Not Active Setup t t SHCH CSS2 Time Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time ...
Page 29
... Table 25. AC Characteristics (M95160-R and M95080-R) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL (1) t Clock High Time ...
Page 30
... M95160, M95080 Table 26. AC Characteristics (M95160-S and M95080-S) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL ...
Page 31
... Figure 15. Serial Input Timing S tCHSL C tDVCH D High Impedance Q Figure 16. Hold Timing HOLD tSLCH tCHSH tCHDX tCLCH MSB IN tHLCH tCLHL tHLQZ M95160, M95080 tSHSL tSHCH tCHCL LSB IN AI01447C tHHCH tCLHH tHHQV AI01448B 31/39 ...
Page 32
... M95160, M95080 Figure 17. Output Timing S C tCLQV tCLQX tCLQX Q ADDR.LSB IN D 32/39 tCH tCLQV tCL tSHQZ LSB OUT tQLQH tQHQL AI01449D ...
Page 33
... M95160, M95080 h x 45˚ SO-A inches Typ Min 0.053 0.004 0.043 0.013 0.007 0.189 0.150 0.050 – 0.228 0.010 0.016 0° ...
Page 34
... M95160, M95080 Figure 19. UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm², Package Outline Note: 1. Drawing is not to scale. 2. The central pad (the area the above illustration) is pulled, internally any other voltage or signal line on the PCB, for example during the soldering process. ...
Page 35
... M95160, M95080 TSSOP8AM inches Typ Min 0.0020 0.0394 0.0315 0.0075 0.0035 0.1181 0.1142 0.0256 – 0.2520 0.2441 0.1732 0.1693 0.0236 ...
Page 36
... M95160, M95080 Figure 21. TSSOP8 3x3mm² – 8 lead Thin Shrink Small Outline, 3x3mm² body size, Package Outline A CP Note: Drawing is not to scale. Table 30. TSSOP8 3x3mm² – 8 lead Thin Shrink Small Outline, 3x3mm² body size, Package Mechanical Data Symbol ...
Page 37
... Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy. 2. TSSOP8, 169 mil width, package is not available for the M95160 identified by the process identification letter L. 3. TSSOP8, 3x3mm body size, package is available for the M95080 series only. 4. Blank processes apply only to Range 3 devices. ...
Page 38
... M95160, M95080 REVISION HISTORY Table 32. Document Revision History Date Rev. 19-Jul-2001 1.0 Document written from previous M95640/320/160/080 datasheet 06-Feb-2002 1.1 Announcement made of planned upgrade to 10MHz clock for the 5V, –40 to 85°C, range 18-Oct-2002 1.2 TSSOP8 (3x3mm body size, MSOP8) package added 04-Nov-2002 1 ...
Page 39
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners © 2005 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com M95160, M95080 39/39 ...