CY7C1338G-117AXC Cypress Semiconductor Corp, CY7C1338G-117AXC Datasheet - Page 3

• Manufacturer Part Number: CY7C1338G-117AXC
• Description: IC SRAM 4MBIT 117MHZ 100LQFP
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C1338G-117AXC

• Format - Memory: RAM
• Memory Type: SRAM - Synchronous
• Memory Size: 4M (128K x 32)
• Speed: 117MHz
• Interface: Parallel
• Voltage - Supply: 3.15 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 100-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Document #: 38-05521 Rev. *A
Pin Configurations
Pin Definitions
A0, A1, A
BW
BW
GW
BWE
CLK
CE
CE
CE
OE
ADV
1
2
3
A,
C,
Name
BW
BW
B
D
Synchronous
Synchronous
Synchronous
Synchronous
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Input-Clock Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst
Input-
Input-
Input-
Input-
Input-
Input-
Input-
Input-
Input-
I/O
(continued)
G
M
A
B
C
D
E
H
K
N
P
R
U
F
J
L
T
Address Inputs used to select one of the 128K address locations. Sampled at the rising edge
of the CLK if ADSP or ADSC is active LOW, and CE
the 2-bit counter.
Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM.
Sampled on the rising edge of CLK.
Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global
write is conducted (ALL bytes are written, regardless of the values on BW
Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be
asserted LOW to conduct a byte write.
counter when ADV is asserted LOW, during a burst operation.
Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with
CE
when a new external address is loaded.
Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with
CE
loaded.
Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with
CE
loaded.
Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When
LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as
input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected
state.
Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically
increments the address in a burst cycle.
2
1
1
and CE
and CE
and CE
V
V
V
V
V
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
NC
NC
NC
NC
DDQ
DDQ
DDQ
DDQ
DDQ
1
C
C
C
C
D
D
D
D
3
3
2
to select/deselect the device. ADSP is ignored if CE
to select/deselect the device. CE
to select/deselect the device. CE
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
CE
V
NC
NC
NC
NC
A
A
A
2
DD
2
C
C
C
C
D
D
D
D
PRELIMINARY
119-Ball BGA
MODE
BW
BW
V
V
V
V
V
V
V
V
NC
NC
A
A
A
A
3
SS
SS
SS
SS
SS
SS
SS
SS
C
D
ADSC
ADSP
BWE
ADV
CE
CLK
V
GW
V
V
NC
OE
NC
NC
A1
A0
4
A
DD
DD
DD
Description
1
2
3
is sampled only when a new external address is
is sampled only when a new external address is
BW
BW
V
V
V
V
V
V
V
V
NC
NC
NC
1
A
A
A
A
5
SS
SS
SS
SS
SS
SS
SS
SS
, CE
A
B
2
, and CE
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
V
NC
NC
NC
NC
NC
A
A
A
A
6
DD
B
B
B
B
A
A
A
A
3
1
are sampled active. A
is HIGH. CE
V
V
V
V
V
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
NC
NC
NC
DDQ
DDQ
DDQ
DDQ
ZZ
DDQ
7
[A:D]
B
B
B
B
A
A
A
A
CY7C1338G
and BWE).
1
is sampled only
Page 3 of 17
[1:0]
feed