AT49LV002T-12JC Atmel, AT49LV002T-12JC Datasheet
AT49LV002T-12JC
Specifications of AT49LV002T-12JC
Available stocks
Related parts for AT49LV002T-12JC
AT49LV002T-12JC Summary of contents
Page 1
... 2-megabit (256K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT49BV002 AT49LV002 AT49BV002N AT49LV002N AT49BV002T AT49LV002T AT49BV002NT AT49LV002NT Not Recommended for New Design Contact Atmel to discuss OE A10 the latest design in trends CE and options I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/ Rev. 0982D–FLASH–02/03 ™ ...
Page 2
... PARAMETER 07FFF PARAMETER BLOCK 2 BLOCK 2 (8K BYTES) (8K BYTES) 06000 MAIN MEMORY 05FFF PARAMETER BLOCK 1 BLOCK 1 (96K BYTES) (8K BYTES) 04000 MAIN MEMORY 03FFF BOOT BLOCK BLOCK 2 (16K BYTES) (128K BYTES) 00000 8 3FFFF 3C000 3BFFF 3A000 39FFF 38000 37FFF 20000 1FFFF 00000 ...
Page 3
... AT49BV/LV002N(T). ERASURE: Before a byte can be reprogrammed, the main memory block or parameter block which contains the byte must be erased. The erased state of the memory bits is a logical “1”. The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms) ...
Page 4
... This feature is not available on the AT49BV/LV002N(T). PRODUCT IDENTIFICATION: The product identification mode identifies the device and man- ufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. ...
Page 5
DATA POLLING: The AT49BV/LV002(N)(T) features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the ...
Page 6
... SA = 38000 to 39FFF for PARAMETER BLOCK 20000 to 37FFF for MAIN MEMORY ARRAY BLOCK 1 This command will erase - PB1, PB2 and MMB1 SA = 00000 to IFFFF for MAIN MEMORY ARRAY BLOCK 2 Absolute Maximum Ratings Temperature Under Bias................................ -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C ...
Page 7
DC and AC Operating Range Operating Com. Temperature (Case) Ind. V Power Supply CC Operating Modes Mode CE Read V IL (2) Program/Erase V IL Standby/Write Inhibit V IH Program Inhibit X Program Inhibit X Output Disable X Reset X ...
Page 8
AC Read Characteristics Symbol Parameter t Address to Output Delay ACC ( Output Delay CE ( Output Delay OE (3)( Output Float DF t Output Hold from OE, CE ...
Page 9
Input Test Waveform and Measurement Level DRIVING LEVELS < Output Load Test Pin Capacitance ( MHz 25°C Symbol Typ OUT Note: 1. This parameter ...
Page 10
AC Byte Load Characteristics Symbol Parameter Address, OE Set-up Time AS OES t Address Hold Time AH t Chip Select Set-up Time CS t Chip Select Hold Time CH t Write Pulse Width (WE or CE) WP ...
Page 11
Program Cycle Characteristics Symbol Parameter t Byte Programming Time BP t Address Set-up Time AS t Address Hold Time AH t Data Set-up Time DS t Data Hold Time DH t Write Pulse Width WP t Write Pulse Width High ...
Page 12
Data Polling Characteristics Symbol Parameter t Data Hold Time Hold Time OEH ( Output Delay OE t Write Recovery Time WR Notes: 1. These parameters are characterized and not 100% tested. 2. See t ...
Page 13
Software Product Identification Entry LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA 90 TO ADDRESS 5555 ENTER PRODUCT IDENTIFICATION (2)(3)(5) MODE Software ProductIdentification Exit OR LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 ...
Page 14
AT49BV002 Ordering Information I (mA ACC (ns) Active Standby 90 50 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual In-line Package (PDIP) 32T 32-Lead, ...
Page 15
AT49LV002 Ordering Information I (mA ACC (ns) Active Standby 70 50 0 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual ...
Page 16
AT49BV002N Ordering Information I (mA ACC (ns) Active Standby 90 50 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual In-line Package (PDIP) 32T 32-Lead, ...
Page 17
AT49LV002N Ordering Information I (mA ACC (ns) Active Standby 70 50 0 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual ...
Page 18
AT49BV002T Ordering Information I (mA ACC (ns) Active Standby 90 50 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual In-line Package (PDIP) 32T 32-Lead, ...
Page 19
... AT49LV002T-70VI 32V AT49LV002T-90JC 32J AT49LV002T-90PC 32P6 AT49LV002T-90TC 32T AT49LV002T-90VC 32V AT49LV002T-90JI 32J AT49LV002T-90PI 32P6 AT49LV002T-90TI 32T AT49LV002T-90VI 32V AT49LV002T-12JC 32J AT49LV002T-12PC 32P6 AT49LV002T-12TC 32T AT49LV002T-12VC 32V AT49LV002T-12JI 32J AT49LV002T-12PI 32P6 AT49LV002T-12TI 32T AT49LV002T-12VI 32V Package Type AT49BV/LV002(N)(T) Operation Range Commercial (0° ...
Page 20
AT49BV002NT Ordering Information t ACC (ns) I (mA 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual In-line Package (PDIP) 32T 32-Lead, Thin Small ...
Page 21
AT49LV002NT Ordering Information t ACC (ns) I (mA 0 0.1 50 0.3 120 50 0.1 50 0.3 32J 32-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) 32P6 32-Lead, 0.600" Wide, Plastic Dual In-line Package ...
Page 22
Packaging Information 32J – PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) ...
Page 23
PDIP A SEATING PLANE Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010"). 2325 Orchard Parkway San Jose, CA 95131 R ...
Page 24
TSOP Pin 1 Identifier e E Notes: 1. This package conforms to JEDEC reference MO-142, Variation BD. 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion 0.15 mm per side and on ...
Page 25
VSOP Pin 1 Identifier e E Notes: 1. This package conforms to JEDEC reference MO-142, Variation BA. 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion 0.15 mm per side and on ...
Page 26
... No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems. ...