MAX2314EEI+T Maxim Integrated, MAX2314EEI+T Datasheet - Page 15

• Manufacturer Part Number: MAX2314EEI+T
• Description: Modulator / Demodulator
• Manufacturer: Maxim Integrated

Specifications of MAX2314EEI+T

• Rohs: yes

The VCO’s output frequency is controlled by an internal
phase-locked-loop (PLL) dual-modulus synthesizer.
The loop filter is off-chip to simplify loop design for
emerging applications. The tunable resonant network is
also off-chip for maximum Q and for system design
flexibility. The VCO output frequency is divided down to
the desired comparison frequency with the M counter.
The M counter consists of a 4-bit A swallow counter
and a 10-bit P counter. A reference signal is provided
from an external source and is divided down to the
comparison frequency with the R counter. The two
divided signals are compared with a three-state digital
phase-frequency detector. The phase-detector output
drives a charge pump as well as lock-detect logic and
turbocharge control logic. The charge pump output
(CP_OUT) pin is processed by the loop filter and drives
the tunable resonant network, altering the VCO fre-
quency and closing the loop.
Multimode applications are supported by two indepen-
dent programmable registers each for the M counter
(M1, M2), the R counter (R1, R2), and the charge-pump
output current magnitude (CP1, CP2). The DIVSEL (DS)
bit selects which set of registers is used. It can be over-
ridden by the MAX2310’s MODE pin or the MAX2312/
MAX2316’s DIVSEL pin. Programming these registers is
discussed in the 3-Wire Interface and Registers sec-
tion.
Figure 4. Voltage-Controlled Oscillators
TANK+
R
R
L
E
C
F
______________________________________________________________________________________
R
B
CDMA IF VGAs and I/Q Demodulators
R1
D1
800μA
R
B
C
F
Synthesizer
R
L
R
E
TANK-
with VCO and Synthesizer
When the part initially powers up or changes state, the
synthesizer acquisition time can be reduced by using
the Turbo feature, enabled by the TURBOCHARGE
(TC) control bit. Turbo functionality provides a larger
charge-pump current during acquisition mode. Once
the VCO frequency is acquired, the charge-pump out-
put current magnitude automatically returns to the pre-
programmed state to maintain loop stability and
minimize spurs in the VCO output signal.
The lock detect output indicates when the PLL is
locked with a logic high.
The MAX2310 family incorporates a 3-wire interface for
synthesizer programming and device configuration
(Figure 5). The 3-wire interface consists of a clock,
data, and ENABLE. It controls the VCO dividers (M1
and M2), reference frequency dividers (R1 and R2),
and a 13-bit control register. The control register is
used to set up the operational modes (Table 4). The
input shift is 17 data bits long and requires a total of 18
clock bits (Figure 6). A single clock pulse is required
before enable drops low to initialize the data bus.
Whenever the M or R divide register value is pro-
grammed and downloaded, the control register must
also be subsequently updated. This prevents turbolock
from going active when not desired.
The SHDN control bit is notable because it differs from
the SHDN pin. When the SHDN control bit is low, the
registers and serial interface are left active, retaining
the values stored in the latches, while the rest of the
device is shut off. In contrast, the SHDN pin, when low,
shuts down everything, including the registers and seri-
al interface. See the functional diagram in Figure 7.
Figure 8 shows the programming logic. The 17-bit shift
register is programmed by clocking in data at the rising
edge of CLK. Before the shift register is able to accept
data, it must be initialized by driving it with at least one
full clock cycle at the CLK input with EN high (see
Figure 6). Pulling enable low will allow data to be
clocked into the shift register; pulling enable high loads
the register addressed by A0, A1, and A2, respectively
(Figure 8). Table 5 lists the power-on default values of
all registers. Table 6 lists the charge-pump current,
depending on CP0 and CP1.
3-Wire Interface and Registers
Registers
15