LA72703V SANYO [Sanyo Semicon Device], LA72703V Datasheet - Page 8

no-image

LA72703V

Manufacturer Part Number
LA72703V
Description
Monolithic Linear IC For US TV BTSC Decoder
Manufacturer
SANYO [Sanyo Semicon Device]
Datasheet
I
(1) Data Transfer Manual
(2) Transfer Data Format
2
C BUS serial interface specification
This IC adopts control method (I
clock) and SDA (serial data).At first, set up
SDA terminal with synchronized SCL terminal clock. The order of transferring is first, MSB (the Most Scale of Bit),
and save the order. The 9th bit takes ACK (Acknowledge) period, during SCL terminal takes “H”, this IC pull down the
SDA terminal. After transferred the necessary data, two terminals lead to set up and of
thus the transfer comes to close.
After transfer start condition, transfers slave address (1000 000*) to SDA terminal, control data, then, stop condition
(See figure 1).
Slave address is made up of 7bits,
this IC side, this is input operation mode), and in case of “H”, reading mode (As this IC side, this is output operation
mode).
Data works with all of bit, transfer the stop condition before stop 8bit transfer, and to stop transfer, it will be canceled
the transfer dates.
Fig.1 DATA STRUCTURE “WRITE” mode
Fig.2 DATA STRUCTURE “READ” mode
* After data outputs, ACK outputs. Output data as follows ;
bit8 is result of STERO DET (H : STEREO), bit7 is result of SAP DET (H : SAP),
bit6 to bit1 are fixed to “L”
*1 Defined by SCL rise down SDA during “H” period.
*2 Defined by SCL rise up SDA during “H” period.
START Condition
START condition
*3 It is called R/W bit.
Slave Address
Slave Address
2
C-BUS) with serial data, and controlled by two terminals which called SCL (serial
*3
8th bit shows the direction of transferring data, if it is “L”, takes write mode (As
R/WH
R/WL
*1
the condition of starting data transfer, and after that, input 8 bit data to
ACK
ACK
LA72703V
Internal Data *
Control data
ACK
ACK
*2
data transfer stop condition,
STOP condition
STOP condition
No.A2129-8/12

Related parts for LA72703V