S71NS-N-MCP SPANSION [SPANSION], S71NS-N-MCP Datasheet
S71NS-N-MCP
Related parts for S71NS-N-MCP
S71NS-N-MCP Summary of contents
Page 1
... Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice. Publication Number S71NS-N_00 Revision A Amendment 3 Issue Date October 10, 2006 ADVANCE ...
Page 2
... However, typographical or specification corrections, or modifications to the valid combinations offered may occur.” Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office range. Changes IO S71NS-N_00_A3 October 10, 2006 ...
Page 3
... 16-bit) with Burst-mode Multiplexed pSRAM 16-bit 16-bit) and 16-bit) General Description The S71NS-N Series is a product line of stacked Multi-Chip Product (MCP) packages and consists of the following items: One or more S29NS-N flash memory die Mux burst-mode pSRAM The products covered by this document are listed in the table below ...
Page 4
... Type Options pSRAM Type 2 66 MHz pSRAM Type 3 66 MHz pSRAM Type 3 66 MHz pSRAM Type 3 66 MHz pSRAM Type 3 66 MHz pSRAM Type 3 66 MHz pSRAM Type 3 66 MHz S71NS-N_00_A3 October 10, 2006 Options 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz ...
Page 5
... Flash 1.8 Volt-only single power supply. R-VCC pSRAM Power Supply. R-UB# Upper Byte Control (pSRAM). R-LB# Lower Byte Control (pSRAM) DNU Do Not Use October 10, 2006 S71NS-N_00_A3 Table 2.1 Input/Output Descriptions Description or V while in asynchronous mode IH , disables program and erase functions accelerates programming ...
Page 6
... CRE signal will not be present at all Figure 3.1 MCP Block Diagram RST# ACC NS WP# RDY CE# OE# AD15-AD0 WE# AVD # CLK Amax-A16 OE# WE# AVD # CLK WAIT pSRAM CE # CRE AD15-AD0 UB # LB# Amax-A16 S71NS-N MCP Products RDY/ WAIT AD15-AD0 S71NS-N_00_A3 October 10, 2006 ...
Page 7
... Notes: 1. Addresses are shared between Flash and RAM depending on the density of the pSRAM. 2. CLK and WAIT signals are Flash only for the S71NS064NA0-RT, while on that MCP, the CRE signal won't exist. MCP S71NS128NC0 S71NS128NB0 S71NS128NA0 S71NS064NA0 October 10, 2006 S71NS-N_00_A3 ...
Page 8
... A/DQ0 CCQ K13 K14 RFU NC M16 NC P18 NC Shared Addresses Shared ADQ Pins A21–A16 ADQ15 – ADQ0 A20-A16 ADQ15 – ADQ0 S71NS-N_00_A3 October 10, 2006 Legend No Connect outer NC balls is 2x pitch) Reserved for Future Use Flash/RAM Shared Only Flash Only RAM Only ...
Page 9
... J N-CLE N-ALE K DNU N-WE DNU 112-ball x16 MUX NOR Flash + x16 MUX pSRAM on Shared Bus and x16 NAND Interface October 10, 2006 S71NS-N_00_A3 DNU N2-CE# F2-CE# R-LB# R-UB# F-RDY/ A21 VSS CLK VCC ...
Page 10
... WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW e/2 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS. 10. OUTLINE AND DIMENSIONS PER CUSTOMER REQUIREMENT. 3507\ 16-038.22 \ 7.14.5 S71NS-N_00_A3 October 10, 2006 7 E1 ...
Page 11
... BALL PITCH eD 0.50 BSC BALL PITCH 0.25 BSC. SOLDER BALL PLACEMENT A2~A17,B1~B18,C1,C2,C4~C15,C17,C18 DEPOPULATED SOLDER BALLS D1~D18,E1,E2,E3,E4,E7,E8,E11,E12,E15,E16,E17,E18 F1,F2,F3,F4,F15,F16,F17,F18,G1,G2,G3,G4,G15,G16,G17,G18 H1,H2,H3,H4,H15,H16,H17,H18,J1,J2,J3,J4,J15,J16,J17,J18 K1,K2,K3,K4,K7,K8,K11,K12,K15,K16,K17,K18 L1 ~L18,M1,M2,M4~M15,M17,M18,N1~N18,P2~P17 October 10, 2006 S71NS-N_00_A3 ...
Page 12
... Revision A2 (June 13, 2006) Corrected the grid reference for 56-ball connection diagram Revision A3 (October 10, 2006) Added the S71NS064NA0-RT - the one using pSRAM Type 2 Colophon The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary ...