GS864218B-250I GSI Technology, GS864218B-250I Datasheet

GS864218B-250I

Manufacturer Part Number

GS864218B-250I

Description

PBGA 119/4M X 18 CACHE SRAM, 6.5 ns

Manufacturer

GSI Technology

Datasheet

1.GS864218B-250I.pdf (36 pages)

Specifications of GS864218B-250I

Pack_quantity

Comm_code

85423245

Lead_time

Current page: 1 of 36
Download datasheet (2Mb)

119- & 209-Pin BGA

Commercial Temp

Industrial Temp

Features

• FT pin for user-configurable flow through or pipeline operation

• Single/Dual Cycle Deselect selectable

• IEEE 1149.1 JTAG-compatible Boundary Scan

• ZQ mode pin for user-selectable high/low output drive

• 2.5 V +10%/–10% core power supply

• 3.3 V +10%/–10% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleaved Burst mode

• Internal input resistors on mode pins allow floating mode pins

• Default to SCD x18/x36 Interleaved Pipeline mode

• Byte Write (BW) and/or Global Write (GW) operation

• Internal self-timed write cycle

• Automatic power-down for portable applications

• JEDEC-standard 119- and 209-bump BGA package

• RoHS-compliant 119- and 209-bump BGA packages available

Functional Description

Applications

The GS864218/36/72 is a

synchronous SRAM with a 2-bit burst address counter. Although

of a type originally developed for Level 2 Cache applications

supporting high performance CPUs, the device now finds

application in synchronous SRAM applications, ranging from

DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable (E1), address burst control

inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,

GW) are synchronous and are controlled by a positive-edge-

triggered clock input (CK). Output enable (G) and power down

control (ZZ) are asynchronous inputs. Burst cycles can be initiated

with either ADSP or ADSC inputs. In Burst mode, subsequent

burst addresses are generated internally and are controlled by

ADV. The burst address counter may be configured to count in

Rev: 1.04 6/2007

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

75,497,472 -bit high performance

Flow Through

Pipeline

3-1-1-1

2-1-1-1

72Mb S/DCD Sync Burst SRAMs

4M x 18, 2M x 36, 1M x 72

Curr (x18)

Curr (x36)

Curr (x72)

Curr (x18)

Curr (x36)

Curr (x72)

(x18/x36)

tCycle

(x72)

Parameter Synopsis

1/36

-300

400

480

590

285

330

425

2.3

3.0

3.3

5.5

either linear or interleave order with the Linear Burst Order (LBO)

input. The Burst function need not be used. New addresses can be

loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the

user via the FT mode . Holding the FT mode pin low places the

RAM in Flow Through mode, causing output data to bypass the

Data Output Register. Holding FT high places the RAM in

Pipeline mode, activating the rising-edge-triggered Data Output

SCD and DCD Pipelined Reads

The GS864218/36/72 is a SCD (Single Cycle Deselect) and DCD

(Dual Cycle Deselect) pipelined synchronous SRAM. DCD

SRAMs pipeline disable commands to the same degree as read

commands. SCD SRAMs pipeline deselect commands one stage

less than read commands. SCD RAMs begin turning off their

outputs immediately after the deselect command has been

captured in the input registers. DCD RAMs hold the deselect

command for one full cycle and then begin turning off their

outputs just after the second rising edge of clock. The user may

configure this SRAM for either mode of operation using the SCD

mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable

(BW) input combined with one or more individual byte write

signals (Bx). In addition, Global Write (GW) is available for

writing all bytes at one time, regardless of the Byte Write control

inputs.

FLXDrive™

The ZQ pin allows selection between high drive strength (ZQ low)

for multi-drop bus applications and normal drive strength (ZQ

floating or high) point-to-point applications. See the Output Driver

Characteristics chart for details.

-250

340

410

520

245

280

370

2.5

3.0

4.0

6.5

GS864218(B)/GS864236(B)/GS864272(C)

-200

290

350

435

220

250

315

3.0

5.0

7.5

-167

260

305

380

210

240

300

3.4

6.0

8.0

Unit

300 MHz–167 MHz

2.5 V or 3.3 V V

2.5 V or 3.3 V I/O

Preliminary

Related parts for GS864218B-250I

Related keywords

GS864218B-250I datasheet
GS864218B-250I data sheet
GS864218B-250I pdf datasheet
GS864218B-250I component
GS864218B-250I part
GS864218B-250I distributor
GS864218B-250I RoHS
GS864218B-250I datasheet download