IS61WV51216BLL Integrated Silicon Solution, IS61WV51216BLL Datasheet

no-image

IS61WV51216BLL

Manufacturer Part Number
IS61WV51216BLL
Description
TSOP44
Manufacturer
Integrated Silicon Solution

Specifications of IS61WV51216BLL

Date_code
10+

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS61WV51216BLL-10MLI
Manufacturer:
ISSI
Quantity:
1 200
Part Number:
IS61WV51216BLL-10MLI
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Part Number:
IS61WV51216BLL-10MLI-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Part Number:
IS61WV51216BLL-10T
Manufacturer:
ISSI
Quantity:
3
Part Number:
IS61WV51216BLL-10TIL
Manufacturer:
ISSI
Quantity:
5
Part Number:
IS61WV51216BLL-10TLI
Manufacturer:
ISSI
Quantity:
109
Part Number:
IS61WV51216BLL-10TLI
Manufacturer:
ISSI/42
Quantity:
694
Part Number:
IS61WV51216BLL-10TLI
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS61WV51216BLL-10TLI
Quantity:
89
IS61WV51216ALL
IS61WV51216BLL
IS64WV51216BLL
512K x 16 HIGH-SPEED ASYNCHRONOUS
CMOS STATIC RAM WITH 3.3V SUPPLY
Integrated Silicon Solution, Inc. — www.issi.com
Rev. E
06/17/08
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
FUNCTIONAL BLOCK DIAGRAM
FEATURES
• High-speed access times:
• High-performance, low-power CMOS process
• Multiple center power and ground pins for greater
• Easy memory expansion with CE and OE op-
• CE power-down
• Fully static operation: no clock or refresh
• TTL compatible inputs and outputs
• Single power supply
• Packages available:
• Industrial and Automotive Temperature Support
• Lead-free available
• Data control for upper and lower bytes
noise immunity
tions
required
V
speed = 20ns for V
V
speed = 10ns for V
speed = 8ns for V
– 48-ball miniBGA (9mm x 11mm)
– 44-pin TSOP (Type II)
8, 10, 20 ns
DD
DD
1.65V to 2.2V (IS61WV51216ALL)
2.4V to 3.6V (IS61/64WV51216BLL)
DD
DD
DD
3.3V + 5%
1.65V to 2.2V
2.4V to 3.6V
Lower Byte
Upper Byte
I/O8-I/O15
I/O0-I/O7
A0-A18
VDD
GND
WE
CE
OE
UB
LB
DECODER
CIRCUIT
CONTROL
CIRCUIT
DATA
I/O
DESCRIPTION
The
are high-speed, 8M-bit static RAMs organized as 512K
words by 16 bits. It is fabricated using
ance CMOS technology. This highly reliable process coupled
with innovative circuit design techniques, yields high-perfor-
mance and low power consumption devices.
When CE is HIGH (deselected), the device assumes a
standby mode at which the power dissipation can be
reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs, CE and OE. The active LOW
Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
Byte (LB) access.
The device is packaged in the JEDEC standard 44-pin
TSOP Type II and 48-pin Mini BGA (9mm x 11mm).
MEMORY ARRAY
COLUMN I/O
ISSI
512K x 16
IS61WV51216ALL/BLL and IS64WV51216BLL
JUNE 2008
ISSI
's high-perform-
1

Related parts for IS61WV51216BLL

Related keywords