NE567 Philipss, NE567 Datasheet - Page 8

• Manufacturer Part Number: NE567
• Description: Tone decoder/phase-locked loop
• Manufacturer: Philipss

Philips Semiconductors Linear Products
connected to pin 6 without affecting the CCO duty cycle or
temperature stability.
OPERATING PRECAUTIONS
A brief review of the following precautions will help the user achieve
the high level of performance of which the 567 is capable.
1. Operation in the high input level mode (above 200mV) will free
2. The 567 will lock onto signals near (2n+1) f
3. Maximum immunity from noise and out-band signals is afforded
4. Due to the high switching speeds (20ns) associated with 567
April 15, 1992
stage is now limiting, however, so that out-band signals or high
Tone decoder/phase-locked loop
the user from bandwidth variations due to changes in the in-band
signal amplitude. The input
noise levels can cause an apparent bandwidth reduction as the
inband signal is suppressed. Also, the limiting action will create
in-band components from sub-harmonic signals, so the 567
becomes sensitive to signals at f
output for signals near (4n+1) f
signals at 5f
signals are anticipated, they should be attenuated before
reaching the 567 input.
in the low input level (below 200mV
operating mode. However, decreased loop damping causes the
worst-case lock-up time to increase, as shown by the Greatest
Number of Cycles Before Output vs Bandwidth graph.
operation, care should be taken in lead routing. Lead lengths
should be kept to a minimum. The power supply should be
adequately bypassed close to the 567 with a 0.01 F or greater
capacitor; grounding paths should be carefully chosen to avoid
ground loops and unwanted voltage variations. Another factor
which must be considered is the effect of load energization on
the power supply. For example, an incandescent lamp typically
draws 10 times rated current at turn-on. This can be somewhat
greater when the output stage is made less sensitive, rejection of
third harmonics or in-band harmonics (of lower frequency
signals) is also improved.
DECREASE
SENSITIVITY
567
O
567
and 9f
1
Figure 3. Sensitivity Adjust
1
V+
O
R
C
can cause an unwanted output. If such
3
R
C
50k
A
3
V+
O
1.0k
2.5k
O
R
R
where n=0, 1, 2, etc. Thus,
B
C
/3, f
RMS
INCREASE
SENSITIVITY
SILICON
DIODES FOR
TEMPERATURE
COMPENSATION
(OPTIONAL)
567
O
DECREASE
SENSITIVITY
INCREASE
SENSITIVITY
/5, etc.
) and reduced bandwidth
1
O
, and will give an
C
3
R
410
cause supply voltage fluctuations which could, for example, shift the
detection band of narrow-band systems sufficiently to cause
momentary loss of lock. The result is a low-frequency oscillation into
and out of lock. Such effects can be prevented by supplying heavy
load currents from a separate supply or increasing the supply filter
capacitor.
SPEED OF OPERATION
Minimum lock-up time is related to the natural frequency of the loop.
The lower it is, the longer becomes the turn-on transient. Thus,
maximum operating speed is obtained when C
When the signal is first applied, the phase may be such as to initially
drive the controlled oscillator away from the incoming frequency
rather than toward it. Under this condition, which is of course
unpredictable, the lock-up transient is at its worst and the theoretical
minimum lock-up time is not achievable. We must simply wait for the
transient to die out.
The following expressions give the values of C
highest operating speeds for various band center frequencies. The
minimum rate at which digital information may be detected without
information loss due to the turn-on transient or output chatter is
about 10 cycles per bit, corresponding to an information transfer rate
of f
O
*OPTIONAL - PERMITS
/10 baud.
LOWER VALUE OF C
C
3
567
1
8
10k
R
RAISES f
LOWERS f
f
*
567
567
V+
Figure 4. Chatter Prevention
C
R
2
1
O
f
f
Figure 5. Skew Adjust
L
O
V+
R
567
C
R
C
50k
1
2
A
2
200 TO
1k
R
C
A
8
3
V+
V+
1.0k
RAISES f
2.5k
R
R
10k
R
R
B
C
f
L
567
SILICON
DIODES FOR
TEMPERATURE
COMPENSATION
(OPTIONAL)
RAISES f
LOWERS f
2
O
2
2
NE/SE567
567
V+
Product specification
is at a minimum.
and C
1
C
O
2
200 TO 1k
R
O
A
8
3
R
which allow
10k
R
f
V+
R
L