HT82A821R_07 HOLTEK [Holtek Semiconductor Inc], HT82A821R_07 Datasheet

Page 1

Features USB 2.0 full speed compatible USB spec v1.1 full speed operation and USB audio device class spec v1.0 Operating voltage 6MHz/12MHz: 3.3V~5.5V SYS Low voltage reset function (3.0V 0.3V) High-performance 48kHz sampling rate for audio playback Embedded ...

Page 2

Block Diagram Pin Assignment Rev. 1.10 2 HT82A821R June 29, 2007 ...

Page 3

Pin Description Pin No. Pin Name I/O Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by 4~1, PA0~PA7 I/O mask option. Software instructions determine the CMOS output or Schmitt trigger input 24~21 with or without pull-high ...

Page 4

D.C. Characteristics Symbol Parameter V Operating Voltage DD I Operating Current DD I Standby Current STB1 I Standby Current STB2 V Input Low Voltage for I/O Ports IL1 V Input High Voltage for I/O Ports IH1 V Input Low Voltage ...

Page 5

Functional Description Execution Flow The system clock for the micro-controller is from a crys- tal oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle con- sists of four system clock cycles. Instruction fetching and execution ...

Page 6

Program Memory - PROM The program memory is used to store the program in- structions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048 15 bits, addressed by the program counter ...

Page 7

RETI), the pro- gram counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack. If the stack is full ...

Page 8

Indirect Addressing Register Locations 00H and 02H are indirect addressing regis- ters that are not physically implemented. Any read/write operation on [00H] ([02H]) will access the data memory pointed to by MP0 (MP1). Reading location 00H (02H) indirectly will return ...

Page 9

If a certain inter- rupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the ...

Page 10

Oscillator Configuration There is an oscillator circuit in the microcontroller. System Oscillator This oscillator is designed for system clocks. The HALT mode stops the system oscillator and ignores an exter- nal signal to conserve power. A crystal across OSCI and ...

Page 11

Power Down Operation - HALT The HALT mode is initialized by the HALT instruction and results in the following: The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is se- lected). The ...

Page 12

The functional unit chip reset status are shown below. Program Counter Interrupt WDT Timer/event Counter Input/output Ports Stack Pointer The registers status are summarized in the following table. WDT Reset Time-out Register (Power On) (Normal Operation) MP0 xxxx xxxx uuuu ...

Page 13

Timer/Event Counter Two timer/event counters (TMR0, TMR1) are imple- mented in the microcontroller. The timer/event counter 0/1 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock ...

Page 14

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C or TMR1C) should be set the pulse width measurement mode, TON is automati- cally cleared after the measurement cycle is completed. But in ...

Page 15

Low Voltage Reset - LVR (by ROM Code Option) The LVR option is 3.0V. The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within ...

Page 16

USB Interface The HT82A821R have 3 Endpoints (EP0 ~EP2). EP0 supports Control transfer. EP1 supports Interrupt transfer. EP2 supports Isochronous transfer. These registers, including USC (20H), USR (21H), UCC (22H), AWR (23H), STALL (24H ), SIES (25H), MISC (26H), SETIO ...

Page 17

There is a system clock control register implemented to select the clock used in the MCU. This register consists of USB clock control bit (USBCKEN), second suspend mode control bit (SUSP2) and system clock selection (SYSCLK) And to define which ...

Page 18

Bit No. Label R/W Power-on 0 ASET R ERR R OUT R NAK CRCF R EOT NMI R/W 0 MISC register combines ...

Page 19

Bit No. Label R/W Power-on 0 DATATG* R/W 1 SETIO1** R/W 2 SETIO2** R/W 3~7 SETIO Register, USB Endpoint 1~Endpoint 2 Set IN/OUT Pipe Register Note: *USB definition: when host send a set Configuration , the Data pipe should send ...

Page 20

DAC_Limit_L and DAC_Limit_H are used to define the 16-bit DAC output limit. DAC_Limit_L and DAC_Limit_H are un- signed value. If the 16-bit data from Host over the range defined by DAC_Limit_L and DAC_Limit_H, the output digital code to DAC will ...

Page 21

Configuration Options The following table shows all kinds of OTP option in the microcontroller. All of the OTP options must be defined to en- sure proper system functioning. No. 1 PA0~PA7 pull-high resistor enabled or disabled (by bit) 2 LVR ...

Page 22

Instruction Set Introduction microcontroller ...

Page 23

Bit Operations The ability to provide single bit operations on Data Mem- ory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be ...

Page 24

Mnemonic Rotate RRA [m] Rotate Data Memory right with result in ACC RR [m] Rotate Data Memory right RRCA [m] Rotate Data Memory right through Carry with result in ACC RRC [m] Rotate Data Memory right through Carry RLA [m] ...

Page 25

Instruction Definition ADC A,[m] Add Data Memory to ACC with Carry Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator. Operation ACC ACC + [ ...

Page 26

CALL addr Subroutine call Description Unconditionally calls a subroutine at the specified address. The Program Counter then in- crements obtain the address of the next instruction which is then pushed onto the stack. The specified address is ...

Page 27

CPL [m] Complement Data Memory Description Each bit of the specified Data Memory is logically complemented (1 s complement). Bits which previously contained a 1 are changed to 0 and vice versa. Operation [m] [m] Affected flag(s) Z CPLA [m] ...

Page 28

INC [m] Increment Data Memory Description Data in the specified Data Memory is incremented by 1. Operation [m] [ Affected flag(s) Z INCA [m] Increment Data Memory with result in ACC Description Data in the specified Data Memory ...

Page 29

OR A,x Logical OR immediate data to ACC Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR op- eration. The result is stored in the Accumulator. Operation ACC ACC OR x Affected flag(s) Z ...

Page 30

RLC [m] Rotate Data Memory left through Carry Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into ...

Page 31

SBC A,[m] Subtract Data Memory from ACC with Carry Description The contents of the specified Data Memory and the complement of the carry flag are sub- tracted from the Accumulator. The result is stored in the Accumulator. Note that if ...

Page 32

SIZ [m] Skip if increment Data Memory is 0 Description The contents of the specified Data Memory are first incremented the result is 0, the following instruction is skipped. As this requires the insertion of a dummy ...

Page 33

SWAP [m] Swap nibbles of Data Memory Description The low-order and high-order nibbles of the specified Data Memory are interchanged. Operation [m].3~[m].0 Affected flag(s) None SWAPA [m] Swap nibbles of Data Memory with result in ACC Description The low-order and ...

Page 34

XOR A,[m] Logical XOR Data Memory to ACC Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op- eration. The result is stored in the Accumulator. Operation ACC ACC XOR [m] Affected flag(s) Z ...

Page 35

Package Information 24-pin SSOP (150mil) Outline Dimensions Symbol Rev. 1.10 Dimensions in mil Min. Nom. 228 150 8 335 HT82A821R Max. 244 157 12 ...

Page 36

SOP (300mil) Outline Dimensions Symbol Rev. 1.10 Dimensions in mil Min. Nom. 394 290 14 590 HT82A821R Max. 419 300 20 614 104 ...

Page 37

Product Tape and Reel Specifications Reel Dimensions SSOP 24S (150mil) Symbol Description A Reel Outer Diameter B Reel Inner Diameter C Spindle Hole Diameter D Key Slit Width T1 Space Between Flange T2 Reel Thickness SOP 24W Symbol Description A ...

Page 38

Carrier Tape Dimensions SSOP 24S (150mil) Symbol Description W Carrier Tape Width P Cavity Pitch E Perforation Position F Cavity to Perforation (Width Direction) D Perforation Diameter D1 Cavity Hole Diameter P0 Perforation Pitch P1 Cavity to Perforation (Length Direction) ...

Page 39

Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 ...