XR21V1410IL16 EXAR [Exar Corporation], XR21V1410IL16 Datasheet - Page 9

• Manufacturer Part Number: XR21V1410IL16
• Description: 1-CH FULL-SPEED USB UART
• Manufacturer: EXAR [Exar Corporation]

REV. 1.0.0
Auto DTR/DSR hardware flow control behaves the same as the Auto RTS/CTS hardware flow control
described above except that it uses the DTR# and DSR# signals.
FLOW_CONTROL[2:0] = ’001’.
GPIO_MODE[2:0] = ’010’.
When software flow control is enabled, the V1410 compares the receive data characters with the programmed
Xon or Xoff characters. If the received character matches the programmed Xoff character, the V1410 will halt
transmission as soon as the current character has completed transmission. Data transmission is resumed
when a received character matches the Xon character.
FLOW_CONTROL[2:0] = ’010’.
Multidrop mode with Automatic Half-Duplex Transceiver Control is enabled when GPIO_MODE[2:0] = ’011’
and FLOW_CONTROL[2:0] = ’011’.
In this mode, the UART Receiver will automatically be enabled when an address byte (9th bit or parity bit is ’1’)
is received that matches the value stored in the XON_CHAR or XOFF_CHAR register. The address byte will
not be loaded into the RX FIFO. All subsequent data bytes will be loaded into the RX FIFO. The UART
Receiver will automatically be disabled when an address byte is received that does not match the values in the
XON_CHAR or XOFF_CHAR register.
GPIO5/RTS# pin behaves as control pin for the direction of a half-duplex RS-485 transceiver. The polarity of
the GPIO5/RTS# pin can be configured via GPIO_MODE[3]. When the UART is not transmitting data, the
GPIO5/RTS# pin will be de-asserted. The GPIO5/RTS# pin will be asserted immediately before the UART
starts transmitting data. When the UART is done transmitting data, the GPIO5/RTS# pin will be de-asserted.
Multidrop mode with Automatic Transmitter Enable is enabled when GPIO_MODE[2:0] = ’100’ and
FLOW_CONTROL[2:0] = ’100’.
The behavior of the receiver is the same in this mode as it is in the Address Match mode described above.
When there is an address match with the XON_CHAR register, the GPIO5/RTS# pin is asserted and remains
asserted whether the UART is transmitting data or not. The GPIO5/RTS# pin will be de-asserted when an
address byte is received that does not match the value in the XON_CHAR register. The polarity of the GPIO5/
RTS# pin can be configured via GPIO_MODE[3].
By default, the GPIO5/RTS# pin will be de-asserted immediately after the stop bit of the last byte has been
shifted. However, this may not be ideal for systems where the signal needs to propagate over long cables.
Therefore, the de-assertion of GPIO5/RTS# pin can be delayed from 1 to 15 bit times via the
XCVR_EN_DELAY register to allow for the data to reach distant UARTs.
Half-duplex mode is enabled when FLOW_CONTROL[3] = 1. In this mode, the UART will ignore any data on
the RX input when the UART is transmitting data.
1.4.5
1.4.6
1.4.7
1.4.7.1
1.4.7.2
1.4.8
1.4.8.1
1.4.8.2
1.4.9
1.4.10
Automatic DTR/DSR Hardware Flow Control
Automatic XON/XOFF Software Flow Control
Multidrop Mode with Automatic Half-Duplex Transceiver Control
Multidrop Mode with Automatic Transmitter Enable
Programmable Turn-Around Delay
Half-Duplex Mode
Receiver
Transmitter
Receiver
Transmitter
GPIO3 and GPIO2 become DTR# and DSR#, respectively, when
9
Software flow control is enabled when
For Auto hardware flow control,
1-CH FULL-SPEED USB UART
XR21V1410