X5165 XICOR [Xicor Inc.], X5165 Datasheet - Page 8

no-image

X5165

Manufacturer Part Number
X5165
Description
CPU Supervisor with 16Kbit SPI EEPROM
Manufacturer
XICOR [Xicor Inc.]
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X5165-SKT
Manufacturer:
P&S
Quantity:
8
Part Number:
X5165P
Manufacturer:
Intersil
Quantity:
2 000
Part Number:
X5165P-2.7
Manufacturer:
Intersil
Quantity:
2 150
Part Number:
X5165PI-2.7
Manufacturer:
Intersil
Quantity:
3 350
Part Number:
X5165PIZ
Manufacturer:
Intersil
Quantity:
4
Part Number:
X5165PZ
Quantity:
2 729
Part Number:
X5165S8IZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X5165S8IZ-2.7
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X5165S8IZT1
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X5165SIZT1
Manufacturer:
INTERSIL
Quantity:
20 000
X5163/X5165 – Preliminary Information
To write data to the EEPROM memory array, the user
then issues the WRITE instruction followed by the 16
bit address and then the data to be written. Any
unused address bits are specified to be “0’s”. The
WRITE operation minimally takes 32 clocks. CS must
go low and remain low for the duration of the operation.
If the address counter reaches the end of a page and
the clock continues, the counter will roll back to the first
address of the page and overwrite any data that may
have been previously written.
For the Page Write Operation (byte or page write) to be
completed, CS can only be brought HIGH after bit 0 of
the last data byte to be written is clocked in. If it is
brought HIGH at any other time, the write operation will
not be completed (Figure 4).
To write to the Status Register, the WRSR instruction is
followed by the data to be written (Figure 5). Data bits
0 and 1 must be “0”.
While the write is in progress following a Status Regis-
ter or EEPROM Sequence, the Status Register may be
read to check the WIP bit. During this time the WIP bit
will be high.
Figure 6. Read Status Register Sequence
REV 1.1 3/5/01
SCK
CS
SO
SI
High Impedance
0
1
Instruction
2
3
4
www.xicor.com
5
6
7
OPERATIONAL NOTES
The device powers-up in the following state:
– The device is in the low power standby state.
– A HIGH to LOW transition on CS is required to enter
– SO pin is high impedance.
– The Write Enable Latch is reset.
– The Flag Bit is reset.
– Reset Signal is active for t
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
– A WREN instruction must be issued to set the Write
– CS must come HIGH at the proper clock count in
MSB
8
7
an active state and receive an instruction.
Enable Latch.
order to start a nonvolatile write cycle.
9
6
10 11 12 13 14
5
Data Out
4
3
Characteristics subject to change without notice.
2
1
0
PURST
.
8 of 21

Related parts for X5165