AT93C46-10 ATMEL [ATMEL Corporation], AT93C46-10 Datasheet
AT93C46-10
Available stocks
Related parts for AT93C46-10
AT93C46-10 Summary of contents
Page 1
... ORG Pin is connected to V each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low power and low voltage operations are essential. The AT93C46/56/57/66 is available in space saving 8-pin PDIP and 8-pin JEDEC and EIAJ SOIC packages. Pin Configurations ...
Page 2
... ERASE/WRITE ENABLE state. When CS is brought “high” following the initiation of a WRITE cycle, the DO pin out- puts the READY/BUSY status of the part. The AT93C46 is available in 4.5V to 5.5V, 2.7V to 5.5V AT93C56/57/66 is available in 4.5V to 5.5V, 2.7V to 5.5V, and 2 ...
Page 3
Pin Capacitance Applicable over recommended operating range from T Test Conditions C Output Capacitance (DO) OUT C Input Capacitance (CS, SK, DI) IN Note: 1. This parameter is characterized and is not 100% tested. DC Characteristics Applicable over recommended ...
Page 4
... PD1 t Output Delay to ‘0’ PD0 Status Valid High t DF Impedance t Write Cycle Time WP (1) Endurance 5.0V, 25°C, Page Mode Note: 1. This parameter is characterized and is not 100% tested. AT93C46/56/57/ -40° 85° Test Condition 4.5V V 5.5V CC 2.7V V 5.5V CC 2.5V V 5. ...
Page 5
... Instruction Set for the AT93C46 Op Instruction SB Code READ 1 10 EWEN 1 00 ERASE 1 11 WRITE 1 01 ERAL 1 00 WRAL 1 00 EWDS 1 00 Instruction Set for the AT93C57 Op Instruction SB Code READ 1 10 EWEN 1 00 ERASE 1 11 WRITE 1 01 ERAL 1 00 WRAL 1 00 EWDS ...
Page 6
... Functional Description The AT93C46/56/57/66 is accessed via a simple and ver- satile 3-wire serial communication interface. Device opera- tion is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic ‘1’) followed by the appropriate Op Code and the desired memory Address location ...
Page 7
... Timing Diagrams Synchronous Data Timing Note: 1. This is the minimum SK period. Organization Key for Timing Diagrams I/O AT93C46 (1K Note DON’T CARE value, but the extra clock is required. 8 READ Timing AT93C56 (2K (1) ...
Page 8
... EWEN Timing EWDS Timing WRITE Timing HIGH IMPEDANCE DO (1) WRAL Timing HIGH IMPEDANCE DO Note: 1. Valid only 4.5V to 5.5V. CC AT93C46/56/57/66 8 ... ... ... ... ... BUSY READY t WP ...
Page 9
ERASE Timing HIGH IMPEDANCE DO (1) TERAL Timing HIGH IMPEDANCE DO Note: 1. Valid only 4.5V to 5.5V ... N N-1 N-2 ...
Page 10
... Ordering Code 2000 AT93C46-10PC AT93C46-10SC AT93C46R-10SC AT93C46W-10SC AT93C46-10TC 2000 AT93C46-10PI AT93C46-10SI AT93C46R-10SI AT93C46W-10SI AT93C46-10TI 1000 AT93C46-10PC-2.7 AT93C46-10SC-2.7 AT93C46R-10SC-2.7 AT93C46W-10SC-2.7 AT93C46-10TC-2.7 1000 AT93C46-10PI-2.7 AT93C46-10SI-2.7 AT93C46R-10SI-2.7 AT93C46W-10SI-2.7 AT93C46-10TI-2.7 Package Type Options Package Operation Range 8P3 Commercial 8S1 ( 8S1 8S2 8T 8P3 ...
Page 11
... Ordering Code 500 AT93C46-10PC-2.5 AT93C46-10SC-2.5 AT93C46R-10SC-2.5 AT93C46W-10SC-2.5 AT93C46-10TC-2.5 500 AT93C46-10PI-2.5 AT93C46-10SI-2.5 AT93C46R-10SI-2.5 AT93C46W-10SI-2.5 AT93C46-10TI-2.5 250 AT93C46-10PC-1.8 AT93C46-10SC-1.8 AT93C46R-10SC-1.8 AT93C46W-10SC-1.8 AT93C46-10TC-1.8 250 AT93C46-10PI-1.8 AT93C46-10SI-1.8 AT93C46R-10SI-1.8 AT93C46W-10SI-1.8 AT93C46-10TI-1.8 Package Type Options Package Operation Range 8P3 Commercial 8S1 ( 8S1 8S2 8T 8P3 ...
Page 12
... Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8S2 8-Lead, 0.200” Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) Blank Standard Operation (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -2.5 Low Voltage (2.5V to 5.5V) R Rotated Pinout AT93C46/56/57/ MAX (kHz) Ordering Code 2000 AT93C56-10PC AT93C56-10SC AT93C56W-10SC 2000 ...
Page 13
AT93C57 Ordering Information t (max) I (max) I (max (ms 2000 30.0 30.0 10 800 10.0 10.0 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull ...
Page 14
... Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8S2 8-Lead, 0.200” Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) Blank Standard Operation (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -2.5 Low Voltage (2.5V to 5.5V) R Rotated Pinout AT93C46/56/57/ MAX (kHz) Ordering Code 2000 AT93C66-10PC AT93C66-10SC AT93C66W-10SC 2000 ...
Page 15
Packaging Information 8P3, 8-Lead, 0.300” Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA .400 (10.16) .355 (9.02) PIN 1 .300 (7.62) REF .210 (5.33) MAX .100 (2.54) BSC SEATING PLANE .150 (3.81) .115 ...