HD151TS201ATEL RENESAS [Renesas Technology Corp], HD151TS201ATEL Datasheet
HD151TS201ATEL
Related parts for HD151TS201ATEL
HD151TS201ATEL Summary of contents
Page 1
... Programmable Clock Control (Spread Spectrum Percentage, Clock Output Skew, Slew Rate) 56pin TSSOP (244 mils) Ordering Information Part Name Package Type HD151TS201ATEL TSSOP-56 pin Note: Please consult the sales office for the above package availability. 2 Note trademark of Philips Corporation. ...
Page 2
HD151TS201AT Key Specifications Supply Voltages: VDD = 3 3.475 V CPU Clock cycle to cycle jitter = |150 ps| CPU clock group Skew = 100 ps 3V66 clock group Skew = 250 ps max PCI clock group Skew ...
Page 3
HD151TS201AT Pin Arrangement VDD XIN XOUT GND PCIF0 PCIF1 PCIF2 VDD GND PCI0 PCI1 PCI2 PCI3 VDD GND PCI4 PCI5 PCI6 VDD GND 66OUT0/3V66_2 66OUT1/3V66_3 66OUT2/3V66_4 66IN/3V66_5 PWRDWN# VDDA GNDA VTT_PWRGD# PCISTOP#, MULT0, PWRDWN#, CPUSTOP# = 150K Internal Pull-up Rev.1.00, ...
Page 4
HD151TS201AT Block Diagram 3.3 V VDD48 GND48 3.3V VDDA XTAL 1/m1 14.318 MHz OSC SSC Modulator CPUSTOP# PWRDWN# *MULT0 *S0 SDATA SCLK PCISTOP# VTT_PWRGD# 1/m2 48 MHz USB PLL Note: Latched Input / Multi Function pin. Rev.1.00, Oct.21.2003, ...
Page 5
HD151TS201AT Table1 Clock Frequency Function Table & I Byte8 (bit1 Bit5 Bit4 Bit3 ...
Page 6
HD151TS201AT Table2 Hardware Clock Frequency Table (MHz CPU 3V66 66.67 66. 100 66. 200 66. 133.33 66. 66.67 66. ...
Page 7
HD151TS201AT Table4 Clock Power Management Truth Table Byte0/bit6 Byte1/bit6 PWRDWN ...
Page 8
HD151TS201AT Controlled Register Bit Map Byte0 Control Register Bit Description 7 Spread spectrum Enable 6 CPUCLK Power down mode setting. See Table4. 5 VCH (pin35) Select 66 MHZ or 48 MHz 4 CPUSTOP# status register 3 PCISTOP# ...
Page 9
HD151TS201AT Controlled Register Bit Map (cont.) Byte2 PCI clock enable Register Bit Description 7 (Reserved) 6 PCI6 Enable register 5 PCI5 Enable register 4 PCI4 Enable register 3 PCI3 Enable register 2 PCI2 Enable register 1 PCI1 ...
Page 10
HD151TS201AT Controlled Register Bit Map (cont.) Byte5 Control Register Bit Description 7 Reserved 6 Reserved 5 66IN to 66OUT [2:0] delay bit1 4 66IN to 66OUT[2:0] delay bit0 3 DOT Slew Rate Control bit1 2 DOT Slew ...
Page 11
HD151TS201AT Controlled Register Bit Map (cont.) Byte8 Clock Frequency Control Register Bit Description 7 Reserved 6 Reserved 5 Reserved 4 Reserved 3 Clock Freq. Control bit2 2 Clock Freq. Control bit1 1 Clock Freq. Control bit0 0 ...
Page 12
HD151TS201AT Controlled Register Bit Map (cont.) Byte10 PLL N Divide Ratio Control Register Bit Description 7 PLL N Divider Control bit7 6 PLL N Divider Control bit6 5 PLL N Divider Control bit5 4 PLL N Divider ...
Page 13
HD151TS201AT Controlled Register Bit Map (cont.) Byte12 Clock Outputs Divider Control Register Bit Description 7 Reserved 6 Reserved 5 Reserved 4 Reserved 3 Reserved 2 Reserved 1 Reserved 0 Reserved Byte13 Clock Outputs Divider Control Register Bit ...
Page 14
HD151TS201AT Controlled Register Bit Map (cont.) Byte14 Control Register Bit Description 7 Reserved 6 DOT Clock Invert 5 USB clock Invert 4 VCH clock Invert 3 PCI clock Invert 2 66OUT clock Invert 1 3V66 clock Invert ...
Page 15
HD151TS201AT Controlled Register Bit Map (cont.) Byte17 3V66 Skew Control Register Bit Description 7 (Reserved) 6 (Reserved) 5 3V66 clock skew controlbit5 4 3V66 clock skew controlbit4 3 3V66 clock skew controlbit3 2 3V66 clock skew controlbit2 ...
Page 16
HD151TS201AT Controlled Register Bit Map (cont.) Byte20 PCI Skew Control Register 3 Bit Description 7 (Reserved) 6 PCI6 skew Early or Late 5 PCI5 skew Early or Late 4 PCI4 skew Early or Late 3 PCI3 skew ...
Page 17
HD151TS201AT Absolute Maximum Ratings Item Supply voltage Input voltage 1 Output voltage * Input clamp current Output clamp current Continuous output current Maximum power dissipation 55°C (in still air) Storage temperature Notes: Stresses beyond those listed under ...
Page 18
HD151TS201AT Pin Descriptions Pin name No. Type GND 4,9,15,20 Ground 31,36,41,47 VDD 1,8,14,19 Power 32,37,46,50 VDDA 26 Power GNDA 27 Power CPUT[2:0] 45,49,52 OUTPUT CPUC[2:0] 44,48,51 OUTPUT CPUSTOP# 53 INPUT PCIF[2:0] 7,6,5 OUTPUT PCI[6:0] 18,17,16,13 OUTPUT 12,11,10 PCISTOP# 34 INPUT ...
Page 19
HD151TS201AT Pin Descriptions (cont.) Pin name No. Type REF 56 OUTPUT MULT0 43 INPUT PWRDWN# 25 INPUT USB48 39 OUTPUT DOT48 38 OUTPUT XIN 2 INPUT XOUT 3 OUTPUT SDATA 29 INPUT/ OUTPUT SCLK 30 INPUT IREF 42 IN 3V66_0 ...
Page 20
HD151TS201AT DC Electrical Characteristics / Serial Input Port Ta = 0°C to 85°C, VDD = 3.3 V Item Symbol Min Input Low Voltage V IL Input High Voltage V IH Input Current I I Input capacitance C I Note: 1. ...
Page 21
HD151TS201AT DC Electrical Characteristics CPUT/C Clock Ta = 0°C to 85°C Item Symbol Output voltage V O Output Current I O Output resistance Note: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating ...
Page 22
HD151TS201AT DC Electrical Characteristics / 3V66 Clock (CK408 Type5 Buffer 0°C to 85°C, VDD = 3.3 V Item Symbol Output Voltage Output Current Note: 1. For conditions shown as Min ...
Page 23
HD151TS201AT DC Electrical Characteristics / PCI & PCIF Clock (CK408 Type5 Buffer 0°C to 85°C, VDD = 3.3 V Item Symbol Output Voltage Output Current Note: 1. For conditions shown ...
Page 24
HD151TS201AT DC Electrical Characteristics / USB & VCH Clock (CK408 Type3A Buffer 0°C to 85°C, VDD = 3.3 V Item Symbol Output Voltage Output Current Note: 1. For conditions shown ...
Page 25
HD151TS201AT DC Electrical Characteristics / DOT Clock (CK408 Type3B Buffer 0°C to 85°C, VDD = 3.3 V Item Symbol Output Voltage Output Current Note: 1. For conditions shown as Min ...
Page 26
HD151TS201AT DC Electrical Characteristics / REF Clock (CK408 Type5 Buffer 0°C to 85°C, VDD = 3.3 V Item Symbol Output Voltage Output Current Note: 1. For conditions shown as Min ...
Page 27
HD151TS201AT Clock Out Figure1 Cycle to Cycle Jitter (3.3 V Single Ended Clock Output) Clock Outx Clock Outy Figure2 Output Clock Skew (3.3 V Single Ended Clock Output) = 33.2 Ω CPUT TS201 = 33.2 Ω ...
Page 28
HD151TS201AT Package Dimensions TSSOP–56 14.0 14.2 Max 56 1 0.50 *0.19 ± 0.05 0.08 M 0.65 Max 0.10 *Ni/Pd/Au plating Rev.1.00, Oct.21.2003, page 8.10 ± 0.20 0˚ – 8˚ Package Code JEDEC JEITA Mass (reference ...
Page 29
Sales Strategic Planning Div. Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble ...