LT3461AES6 LINER [Linear Technology], LT3461AES6 Datasheet - Page 4

• Manufacturer Part Number: LT3461AES6
• Description: 1.3MHz/3MHz Step-Up DC/DC Converters with Integrated Schottky in ThinSOT
• Manufacturer: LINER [Linear Technology]

PI FU CTIO S
LT3461/LT3461A
SW (Pin 1): Switch Pin. Connect inductor here. Minimize
trace at this pin to reduce EMI.
GND (Pin 2): Ground Pin. Tie directly to local ground
plane.
FB (Pin 3): Feedback Pin. Reference voltage is 1.255V.
Connect resistor divider tap here. Minimize trace area at
FB. Set V
BLOCK DIAGRA
OPERATIO
The LT3461/LT3461A uses a constant frequency, current
mode control scheme to provide excellent line and load
regulation. Operation can be best understood by referring
to the block diagram in Figure 1. At the start of each
oscillator cycle, the SR latch is set, which turns on the
power switch Q1. A voltage proportional to the switch
current is added to a stabilizing ramp and the resulting
sum is fed into the positive terminal of the PWM compara-
tor A2. When this voltage exceeds the level at the negative
input of A2, the SR latch is reset turning off the power
switch. The level at the negative input of A2 is set by the
error amplifier A1, and is simply an amplified version of
the difference between the feedback voltage and the
reference voltage of 1.255V. In this manner, the error
amplifier sets the correct peak current level to keep the
output in regulation. If the error amplifier’s output in-
creases, more current is delivered to the output; if it
decreases, less current is delivered.
4
U
OUT
U
according to V
SHUTDOWN
R
U
S
, C
U
S
OPTIONAL SOFT-START COMPONENTS
R
V
S
OUT
(EXTERNAL)
R1 (EXTERNAL)
R2 (EXTERNAL)
W
V
FB
IN
OUT
6
= 1.255V (1 + R1/R2).
4
C
S
REFERENCE
(EXTERNAL)
SHDN
1.255V
3
FB
+
–
A1
Figure 1. Block Diagram
GENERATOR
OSCILLATOR
R
C
RAMP
3MHz*
C
C
∑
Layout Hints
The high speed operation of the LT3461/LT3461A de-
mands careful attention to board layout. You will not get
advertised performance with careless layout. Figure 2
shows the recommended component placement.
SHDN (Pin 4): Shutdown Pin. Tie to 1.5V or higher to
enable device; 0.4V or less to disable device. Also func-
tions as soft-start. Use RC filter (47k, 47nF typ) as shown
in Figure 1.
V
capacitor close to pin and close to GND plane.
V
–
+
COMPARATOR
OUT
IN
A2
(Pin 6): Input Supply Pin. Must be locally bypassed.
*LT3461 IS 1.3MHz
(Pin 5): Output Pin. Connect to resistor divider. Put
R
GND
S
Figure 2. Suggested Layout
Q
DRIVER
R2
+
–
C1
R1
C3
L1
1
2
Q1
0.1Ω
SW
GND
C2
5
3461a F03
3461a F02
V
OUT
V
V
SHUTDOWN
IN
OUT
3461af