XCV405E-7BG556I XILINX [Xilinx, Inc], XCV405E-7BG556I Datasheet

no-image

XCV405E-7BG556I

Manufacturer Part Number
XCV405E-7BG556I
Description
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
DS025-1 (v1.5) July 17, 2002
Features
Introduction
The Virtex™-E Extended Memory (Virtex-EM) family of
FPGAs is an extension of the highly successful Virtex-E
family architecture. The Virtex-EM family (devices shown in
Table
tional block RAM, useful for applications such as network
switches and high-performance video graphic systems.
Xilinx developed the Virtex-EM product family to enable
customers to design systems requiring high memory band-
width, such as 160 Gb/s network switches. Unlike traditional
ASIC devices, this family also supports fast time-to-market
delivery, because the development engineering is already
completed. Just complete the design and program the
device. There is no NRE, no silicon production cycles, and no
additional delays for design re-work. In addition, designers
can update the design over a network at any time, providing
product upgrades or updates to customers even sooner.
The Virtex-EM family is the result of more than fifteen years
of FPGA design experience. Xilinx has a history of support-
DS025-1 (v1.5) July 17, 2002
Production Product Specification
© 2000-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
Fast, Extended Block RAM, 1.8 V FPGA Family
-
-
-
Sophisticated SelectRAM+™ Memory Hierarchy
-
-
-
-
-
Highly Flexible SelectIO+™ Technology
-
-
Complete Industry-Standard Differential Signalling
Support
-
-
* ZBT is a trademark of Integrated Device Technology, Inc.
1) includes all of the features of Virtex-E, plus addi-
560 Kb and 1,120 Kb embedded block RAM
130 MHz internal performance (four LUT levels)
PCI compliant 3.3 V, 32/64-bit, 33/66-MHz
294 Kb of internal configurable distributed RAM
Up to 1,120 Kb of synchronous internal block RAM
True Dual-Port block RAM
Memory bandwidth up to 2.24 Tb/s (equivalent
bandwidth of over 100 RAMBUS channels)
Designed for high-performance Interfaces to
external memories
·
·
Supports 20 high-performance interface standards
Up to 556 singled-ended I/Os or up to 201
differential I/O pairs for an aggregate bandwidth of
>100 Gb/s
LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL
Al I/O signals can be input, output, or bi-directional
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
200 MHz ZBT* SRAMs
200 Mb/s DDR SDRAMs
R
0
0
www.xilinx.com
1-800-255-7778
0
Virtex™-E 1.8 V Extended Memory
Field Programmable Gate Arrays
Production Product Specification
ing customer applications by providing the highest level of
logic, RAM, and features available in the industry. The Vir-
tex-EM family, first FPGAs to deploy copper interconnect,
offers the performance and high memory bandwidth for
advanced system integration without the initial investment,
long development cycles, and inventory risk expected in tra-
ditional ASIC development.
-
Proprietary High-Performance SelectLink™
Technology
-
-
-
Eight Fully Digital Delay-Locked Loops (DLLs)
IEEE 1149.1 boundary-scan logic
Supported by Xilinx Foundation Series™ and Alliance
Series™ Development Systems
-
-
SRAM-based In-System Configuration
-
Advanced Packaging Options
-
-
0.18 µm 6-layer Metal Process with Copper
Interconnect
100% Factory Tested
LVPECL and LVDS clock inputs for 300+ MHz
clocks
80 Gb/s chip-to-chip communication link
Support for Double Data Rate (DDR) interface
Web-based HDL generation methodology
Internet Team Design (Xilinx iTD™) tool ideal for
million-plus gate density designs
Wide selection of PC or workstation platforms
Unlimited re-programmability
1.0 mm FG676 and FG900
1.27 mm BG560
Module 1 of 4
1

Related parts for XCV405E-7BG556I

Related keywords