X9271-2.7 INTERSIL [Intersil Corporation], X9271-2.7 Datasheet

no-image

X9271-2.7

Manufacturer Part Number
X9271-2.7
Description
Single Supply/Low Power/256-Tap/SPI Bus
Manufacturer
INTERSIL [Intersil Corporation]
Datasheet
Single Digitally-Controlled (XDCP™)
Potentiometer
FEATURES
• 256 Resistor Taps
• SPI Serial Interface for write, read, and transfer
• Wiper Resistance, 100Ω typical @ V
• 16 Nonvolatile Data Registers
• Nonvolatile Storage of Multiple Wiper Positions
• Power-on Recall. Loads Saved Wiper Position on
• Standby Current < 3µA Max
• V
• 50kΩ, 100kΩ versions of End to End Resistance
• 100 yr. Data Retention
• Endurance: 100,000 Data Changes per Bit per
• 14-Lead TSSOP
• Low Power CMOS
FUNCTIONAL DIAGRAM
operations of the potentiometer
Power-up.
Register
CC
: 2.7V to 5.5V Operation
Interface
SPI
Bus
Address
Status
Data
®
1
Data Sheet
and Control
Interface
Bus
V
V
SS
CC
CC
= 5V
Transfer
Inc/Dec
Control
Write
Read
1-888-INTERSIL or 1-888-352-6832
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved
Power-on Recall
Data Registers
Wiper Counter
Register (WCR)
Single Supply/Low Power/256-Tap/SPI Bus
16 Bytes
DESCRIPTION
The X9271 integrates a single digitally controlled
potentiometer
integrated circuit.
The digital controlled potentiometer is implemented
using 255 resistive elements in a series array. Between
each element are tap points connected to the wiper
terminal through switches. The position of the wiper on
the array is controlled by the user through the SPI bus
interface. The potentiometer has associated with it a
volatile Wiper Counter Register (WCR) and a four
nonvolatile Data Registers that can be directly written to
and read by the user. The contents of the WCR controls
the position of the wiper on the resistor array though the
switches. Powerup recalls the contents of the default
data register (DR0) to the WCR.
The XDCP can be used as a three-terminal
potentiometer or as a two terminal variable resistor in
a wide variety of applications including control,
parameter adjustments, and signal processing.
March 31, 2005
All other trademarks mentioned are the property of their respective owners.
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
R
(XDCP)
W
R
R
H
L
50kΩ and 100kΩ
POT
on
256-taps
a
monolithic
X9271
FN8174.1
CMOS

Related parts for X9271-2.7

X9271-2.7 Summary of contents

Page 1

... Bus Interface and Control 1 Single Supply/Low Power/256-Tap/SPI Bus March 31, 2005 DESCRIPTION The X9271 integrates a single digitally controlled potentiometer integrated circuit. The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper = 5V CC terminal through switches ...

Page 2

... Set the scale factor and zero point in sensor signal conditioning circuits • Vary the frequency and duty cycle of timer ICs • Vary the dc biasing of a pin diode attenuator in RF circuits • Provide a control variable ( feedback circuits 2 X9271 Power-on Recall Bank WIPER ...

Page 3

... HOLD X9271 HOLD A1 WP Serial Data Output. Device Address. No Connect. Chip Select. Serial Clock. Serial Data Input. System Ground. Hardware Write Protect. Device Address. Device select. Pause the serial bus. ...

Page 4

... S (CS) HIP ELECT When CS is HIGH, the X9271 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. CS LOW enables the X9271, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition required prior to the start of any operation ...

Page 5

... This can help to reduce system pin count RRAY ESCRIPTION The X9271 is comprised of a resistor array (See Figure 1). The array contains the equivalent of 255 discrete resistive segments that are connected in Figure 1. Detailed Potentiometer Block Diagram SERIAL DATA PATH FROM INTERFACE ...

Page 6

... Finally loaded with the contents of its Data Register zero (DR0) upon power-up. The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9271 is powered- down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down ...

Page 7

... CS going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9271; this is fixed as 0101[B] (refer to Table 4). The bits in the ID byte is the internal slave address ...

Page 8

... RB RA Two instructions require a two-byte sequence to complete (Figure 2). These instructions transfer data between the host and the X9271; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are: – XFR Data Register to Wiper Counter Register – ...

Page 9

... A1 A0 Internal Device ID Address Figure 4. Three-Byte Instruction Sequence (Read) CS SCL ID3 ID2 ID1 ID0 Internal Device ID Address S0 9 X9271 Internal Instruction Address Opcode Instruction Register Pot/Bank Address Opcode ...

Page 10

... Write Data Register 1 XFR Data Register to 1 Wiper Counter Register XFR Wiper Counter 1 Register to Data Register Increment/Decrement 0 Wiper Counter Register Read Status (WIP bit) 0 Note: 1/0 = data is one or zero 10 X9271 Instruction Register Opcode Address VOLTAGE OUT Instruction Set I2 I1 ...

Page 11

... Data Byte Rising Edge Data Byte CS (Sent by X9271 on SO) Rising Edge Data Byte (Sent by Host on SI) CS Rising Edge CS HIGH-VOLTAGE WRITE CYCLE FN8174.1 March 31, 2005 ...

Page 12

... Instruction DR/Bank Opcode Addresses I/D I/D Instruction DR/Bank Opcode Addresses Rising Edge Increment/Decrement CS (Sent by Master on SDA) Rising Edge . . . . I/D I/D Data Byte CS (Sent by X9271 on SO) Rising Edge WIP FN8174.1 March 31, 2005 ...

Page 13

... Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Max. Device +70°C X9271 +85°C X9271-2.7 Limits Min. Typ. Max. 100 50 ±20 50 ±3 ...

Page 14

... Notes: (6) This parameter is not 100% tested (7) t and t are the delays required from the time the (last) power supply (V PUR PUW These parameters are periodically sampled and not 100% tested. 14 X9271 (Over the recommended operating conditions unless otherwise specified.) Limits Min. Typ. Max. 400 1 ...

Page 15

... HZ t HOLD high to output in low Noise suppression time constant at SI, SCK, HOLD and CS inputs deselect time CS t WP, A0 setup time WPASU t WP, A0 hold time WPAH 15 X9271 3V 1382Ω SO pin 1217Ω 100pF Parameter SPICE Macromodel R TOTAL ...

Page 16

... WAVEFORM INPUTS Must be steady May change from Low to High May change from High to Low Don’t Care: Changes Allowed N/A 16 X9271 Parameter Parameter OUTPUTS Will be steady Will change from Low to High Will change from High to Low Changing: State Not Known Center Line ...

Page 17

... TIMING DIAGRAMS Input Timing CS t LEAD SCK MSB SI High Impedance SO Output Timing CS SCK t V MSB SO ADDR SI Hold Timing CS SCK HOLD 17 X9271 t CYC ... ... ... t HO ... t t HSU HH ... HOLD LAG t RI LSB t DIS ...

Page 18

... XDCP Timing (for All Load Instructions) CS SCK MSB SI VWx High Impedance SO Write Protect and Device Address Pins Timing X9271 ... t WRL ... (Any Instruction WPASU WPAH LSB FN8174.1 March 31, 2005 ...

Page 19

... Offset Voltage Adjustment 100kΩ – + TL072 10kΩ 10kΩ 10kΩ +12V -12V 19 X9271 Comparator with Hysterisis Two terminal Variable Resistor; Variable current Voltage Regulator ...

Page 20

... G ≤ +1/2 Inverting Amplifier – Function Generator – + frequency ∝ amplitude ∝ X9271 10kΩ Filter – ...

Page 21

... PACKAGING INFORMATION See Detail “A” NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 21 X9271 14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V .025 (.65) BSC .169 (4.3) .177 (4.5) .193 (4.9) .200 (5.1) .0075 (.19) .002 (.05) .0118 (.30) .006 (.15) 0° ° .019 (.50) .029 (.75) Detail A (20X) .252 (6.4) BSC .047 (1.20) .010 (.25) Gage Plane Seating Plane ...

Page 22

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 22 X9271 ...

Related keywords