PCF2119AU NXP [NXP Semiconductors], PCF2119AU Datasheet
PCF2119AU
Available stocks
Related parts for PCF2119AU
PCF2119AU Summary of contents
Page 1
PCF2119x LCD controllers/drivers Rev. 7 — 15 November 2010 1. General description The PCF2119x is a low power CMOS matrix LCD display of 2-lines by 16 characters or 1-line by 32 characters with 5 × 8 dot format. All necessary ...
Page 2
... LCD outputs is reduced; in most applications it is possible to use V 3. Applications Telecom equipment Portable instruments Point-of-sale terminals 4. Ordering information Table 1. Type number PCF2119AU/2DA/2 PCF2119DU/2/2 PCF2119FU/2/F2 PCF2119RU/2/F2 PCF2119RU/2DB/2 PCF2119SU/2/F2 With PI scratch protection coating, thickness 3.6 μm. [1] PCF2119X Product data sheet − ...
Page 3
... NXP Semiconductors 5. Marking Table 2. Type number PCF2119AU/2DA/2 PCF2119DU/2/2 PCF2119FU/2/F2 PCF2119RU/2/F2 PCF2119RU/2DB/2 PCF2119SU/2/F2 PCF2119X Product data sheet Marking codes All information provided in this document is subject to legal disclaimers. Rev. 7 — 15 November 2010 PCF2119x LCD controllers/drivers Marking code PC2119-2 PC2119-2 PC2119-2 PC2119-2 PC2119-2 PC2119-2 © ...
Page 4
NXP Semiconductors 6. Block diagram BIAS VOLTAGE LCDIN GENERATOR LCDOUT V LCD 36 GENERATOR V LCDSENSE DD1 DD2 DD3 22 ...
Page 5
NXP Semiconductors 7. Pinning information 7.1 Pinning Fig 2. PCF2119X Product data sheet dummy R17 C80 60 C66 74 C65 75 C41 R17DUP 100 C40 C16 125 C15 126 C1 R18 R9 142 R16 149 dummy 150 ...
Page 6
NXP Semiconductors 7.2 Pin description Table 3. Symbol V DD1 V DD2 V DD3 E T1 and T2 V SS1 V SS2 V LCDSENSE V LCDOUT V LCDIN dummy R8 to R1, R17, R17DUP, R18 R16 C80 to ...
Page 7
NXP Semiconductors Table 3. Symbol PD SDA R/W RS DB0 to DB2, DB3/SA0, DB4 to DB7 OSC [1] Always put V [2] When the I [3] The substrate (rear side of the die) is wired to V [4] On the ...
Page 8
NXP Semiconductors 8. Functional description 8.1 Oscillator and timing generator The internal logic and the LCD drive signals of the PCF2119x are timed by the frequency f which equals either the built in oscillator frequency f clk f . clk(ext) ...
Page 9
NXP Semiconductors Table 4. State after reset Step Function 1 Clear_display 2 Entry_mode_set 3 Display_ctl 4 Function_set 5 default address pointer to DDRAM 6 Icon_ctl 7 Screen_conf Disp_conf 8 Temp_ctl 9 VLCD_set C-bus interface reset 11 HV_gen ...
Page 10
NXP Semiconductors 8.4 LCD supply voltage generator The LCD supply voltage may be generated on-chip. The V two internal 6-bit registers: V character mode and register V The nominal LCD operating voltage at room temperature is given ...
Page 11
NXP Semiconductors Remarks: • Values producing more than 6 operating temperature are not allowed. Operation above this voltage may damage the device. When programming the operating voltage the temperature coefficient of V • Values below 2.2 V are ...
Page 12
NXP Semiconductors Table 6. Bias levels as a function of multiplex rate Multiplex Number of Bias voltages rate bias levels LCD 1 LCD 1 LCD The RMS on-state voltage (V RMS ...
Page 13
NXP Semiconductors V on(RMS (see V and V low manufacturer important to match the module properties to those of the driver in order to achieve optimum performance. Fig 3. 8.6 LCD row and column drivers ...
Page 14
NXP Semiconductors frame n V LCD V 2 ROW LCD V 2 ROW LCD V 2 ROW ...
Page 15
NXP Semiconductors frame n V LCD V 2 ROW LCD V 2 ROW LCD V 2 ROW ...
Page 16
NXP Semiconductors V LCD 2/3 ROW 17 1 LCD 2/3 ROW 18 1 LCD 2/3 ROW 1 LCD 2/3 COL 1 ON/OFF 1 LCD 2/3 ...
Page 17
NXP Semiconductors 9. Display data RAM and ROM 9.1 DDRAM The Display Data RAM (DDRAM) stores characters of display data represented by 8-bit character codes. RAM locations which are not used for storing display data can be ...
Page 18
NXP Semiconductors Fig 9. When data is written to or read from the DDRAM, wrap-around occurs from the end of one line to the start of the next line. When the display is shifted each line wraps around within itself, ...
Page 19
NXP Semiconductors upper 4 bits 0000 0001 lower 4 bits 1 xxxx 0000 xxxx 0001 2 xxxx 0010 3 xxxx 0011 4 xxxx 0100 5 xxxx 0101 6 xxxx 0110 7 xxxx 0111 8 xxxx 1000 9 xxxx 1001 10 ...
Page 20
NXP Semiconductors upper 4 bits 0000 0001 lower 4 bits 1 xxxx 0000 xxxx 0001 2 xxxx 0010 3 xxxx 0011 4 xxxx 0100 5 xxxx 0101 6 xxxx 0110 7 xxxx 0111 8 xxxx 1000 9 xxxx 1001 10 ...
Page 21
NXP Semiconductors upper 4 bits 0000 0001 lower 4 bits 1 xxxx 0000 xxxx 0001 2 xxxx 0010 3 xxxx 0011 4 xxxx 0100 5 xxxx 0101 6 xxxx 0110 7 xxxx 0111 8 xxxx 1000 9 xxxx 1001 10 ...
Page 22
NXP Semiconductors upper 4 bits 0000 0001 lower 4 bits 1 xxxx 0000 xxxx 0001 2 xxxx 0010 3 xxxx 0011 4 xxxx 0100 5 xxxx 0101 6 xxxx 0110 7 xxxx 0111 8 xxxx 1000 9 xxxx 1001 10 ...
Page 23
NXP Semiconductors upper 4 bits 0000 0001 lower 4 bits xxxx 0000 1 xxxx 0001 2 3 xxxx 0010 4 xxxx 0011 5 xxxx 0100 6 xxxx 0101 7 xxxx 0110 8 xxxx 0111 9 xxxx 1000 xxxx 1001 10 ...
Page 24
NXP Semiconductors upper 4 bits 0000 0001 lower 4 bits xxxx 0000 1 2 xxxx 0001 3 xxxx 0010 4 xxxx 0011 5 xxxx 0100 6 xxxx 0101 xxxx 0110 7 8 xxxx 0111 9 xxxx 1000 xxxx 1001 10 ...
Page 25
NXP Semiconductors 9.3 CGRAM user defined characters may be stored in the Character Generator RAM (CGRAM). Some CGRAM characters (see • 6 CGRAM characters if icons blink and both icon rows are used in the application • ...
Page 26
NXP Semiconductors 9.4 Cursor control circuit The cursor control circuit generates the cursor underline and/or cursor blink as shown in Figure 17 Fig 17. Cursor and blink display examples Fig 18. Example of displays with icons PCF2119X Product data sheet ...
Page 27
NXP Semiconductors 10. Registers The PCF2119x has two 8-bit registers, an instruction register and a data register. Only these two registers can be directly controlled by the microcontroller. Before an internal operation, the control information is stored temporarily in these ...
Page 28
NXP Semiconductors The RS bit determines which register will be accessed and the R/W bit indicates read or a write operation (see Table 10. Symbol RS R/W [1] There is only write access to the instruction ...
Page 29
NXP Semiconductors Table 11. Instruction register overview [1] Instruction Bits RS R/W Basic instructions (bit [3] NOP 0 0 Function_set 0 0 BF_AC 0 1 Read_data 1 1 Write_data 1 0 Standard instructions (bit H ...
Page 30
NXP Semiconductors 10.2.1 Basic instructions (bit 10.2.1.1 Function_set Table 12. Bit RS R [1] When 4-bit width is selected, data is transmitted in two cycles using the ...
Page 31
NXP Semiconductors Busy flag: The busy flag indicates the internal status of the PCF2119x. A logic 1 indicates that the chip is busy and further instructions will not be accepted. The busy flag is output to pin DB7 when bit ...
Page 32
NXP Semiconductors The previous Set_CGRAM or Set_DDRAM command determines if data is written into CGRAM or DDRAM. After writing, the address counter automatically increments or decrements accordance with the Entry_mode_set (see 4 to bit 0 of CGRAM ...
Page 33
NXP Semiconductors 10.2.2.3 Entry_mode_set Table 18. Bit RS R Bit I_D: When bit I_D = 1 the DDRAM or CGRAM address increments by 1 when data is written into or read from the DDRAM or ...
Page 34
NXP Semiconductors Bit D: The display is on when bit and off when bit Display data in the DDRAM is not affected and can be displayed immediately by setting bit When ...
Page 35
NXP Semiconductors Bits SC and RL: Curs_disp_shift moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. ...
Page 36
NXP Semiconductors 10.2.3 Extended instructions (bit 10.2.3.1 Screen_conf Table 23. Bit RS R Screen_conf: • If bit then the two halves of a split screen are connected in a standard ...
Page 37
NXP Semiconductors Fig 19. Use of bit P Bit Q: The Q bit flips the display top to bottom by mirroring the row data, as shown in Figure 20. Fig 20. Use of bit Q Combination of bit P and ...
Page 38
NXP Semiconductors 10.2.3.3 Icon_ctl Table 25. Bit RS R The PCF2119x can drive up to 160 icons. See icon mapping. Bit IM: When bit the chip is in character mode. In ...
Page 39
NXP Semiconductors Table 27. Parameter cursor character blink block (all on) icons Fig 22. CGRAM to icon mapping (a) icon no. phase ROW/COL 1-5 even 17/1-5 6-10 even 17/6-10 11-15 even 17/11-15 76-80 even 17/76-80 81-85 even 18/1-5 156-160 even ...
Page 40
NXP Semiconductors Remark: In direct mode, no external V The direct mode can be used to reduce the current consumption when the required output voltage V in MUX 1:9 (depending on LCD liquid properties). 10.2.3.4 Temp_ctl Table 28. Bit RS ...
Page 41
NXP Semiconductors 10.2.3.6 VLCD_set Table 32. Bit RS R The V LCD programmed by instruction. Two on-chip registers (V factor for the character mode and the icon mode, respectively. The generated V value is independent ...
Page 42
NXP Semiconductors 11. Basic architecture 11.1 Parallel interface The PCF2119x can send data in either two 4-bit operations or one 8-bit operation and can thus interface to 4-bit or 8-bit microcontrollers. In 8-bit mode data is transferred as 8-bit bytes ...
Page 43
NXP Semiconductors RS R/W E internal DB7 Fig 25. An example of 4-bit data transfer timing sequence RS R/W E internal data DB7 instruction write Fig 26. Example of busy flag checking timing sequence PCF2119X Product data sheet internal operation ...
Page 44
NXP Semiconductors 2 11.2 I C-bus interface 2 The I C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines must be ...
Page 45
NXP Semiconductors Fig 30. Acknowledgement on the I 2 The I C-bus interface of PCF2119x tolerant. 2 11.2.1 I C-bus protocol 2 One I C-bus slave address is reserved for the PCF2119x (see Fig 31. PCF2119x I ...
Page 46
NXP Semiconductors • Arbitration: procedure to ensure that if more than one master simultaneously tries to control the bus, only one is allowed and the message is not corrupted. • Synchronization: procedure to synchronize the clock signals ...
Page 47
NXP Semiconductors Fig 34. Master reads slave immediately after first byte; read mode (RS previously PCF2119X Product data sheet acknowledgement from PCF2119x S SLAVE S A DATA BYTE 1 A ADDRESS 0 R/W Co defined) All information provided in this ...
Page 48
NXP Semiconductors 12. Internal circuitry Table 33. Symbol V DD1 V DD2 V DD3 V SS1 V SS2 V LCDSENSE V LCDIN V LCDOUT SCL SDA OSC PD POR R/W DB0 to DB7 R1 to ...
Page 49
NXP Semiconductors 13. Limiting values Table 34. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol V DD1 V DD2 V DD3 V LCD DD(LCD) P tot ...
Page 50
NXP Semiconductors 14. Static characteristics Table 35. Static characteristics DD1 DD2 DD3 unless otherwise specified. Symbol Parameter Supplies V supply voltage 1 DD1 V supply voltage 2 DD2 V supply ...
Page 51
NXP Semiconductors Table 35. Static characteristics DD1 DD2 DD3 unless otherwise specified. Symbol Parameter Output: pin SDA I LOW-level output current V OL LCD outputs R output resistance O ΔV ...
Page 52
NXP Semiconductors 15. Dynamic characteristics Table 36. Dynamic characteristics DD1 DD2 DD3 otherwise specified. Symbol Parameter Clock and oscillator f LCD frame frequency fr(LCD) f oscillator frequency osc f external ...
Page 53
NXP Semiconductors Table 36. Dynamic characteristics DD1 DD2 DD3 otherwise specified. Symbol Parameter t set-up time for STOP condition SU;STO t pulse width of spikes that must SP be suppressed ...
Page 54
NXP Semiconductors SDA SCL SDA Fig 37. I PCF2119X Product data sheet t t BUF LOW t HD;STA C-bus timing diagram All information provided in this document is subject to legal disclaimers. Rev. 7 — 15 November ...
Page 55
NXP Semiconductors 16. Application information 16.1 General application information The required minimum value for the external capacitors in an application with the PCF2119x are: C Higher capacitor values are recommended for ripple reduction. For COG applications the recommended ITO track ...
Page 56
NXP Semiconductors 16.3 Power supply connections for external V Fig 40. Recommended V Fig 41. Recommended V Remark: When using an external V switched on and direct mode must be avoided otherwise damages will occur. 16.4 Information about V V ...
Page 57
NXP Semiconductors Table 37. Original mode character mode display on V generator operating LCD any mode 16.6 Charge pump characteristics Typical graphs of the total power consumption of the PCF2119x using the internal charge pump are illustrated in The graphs ...
Page 58
NXP Semiconductors (μA) (1) 2 × multiplication factor. (2) 3 × multiplication factor. (3) 4 × multiplication factor. Fig 43. Typical charge pump characteristics (b), V (μA) (1) 2 × multiplication factor. (2) 3 × multiplication factor. (3) 4 × ...
Page 59
NXP Semiconductors 16.7 Interfaces Fig 45. Typical application using parallel interface bit bus possible Fig 46. Application using I PCF2119X Product data sheet OSC PCF2119X 470 V LCD nF 100 ...
Page 60
NXP Semiconductors 16.8 Connections with LCD modules Fig 47. Connecting PCF2119x with 2 × 16 character LCD R17 PCF2119X C1 to C80 R9 to R16 R18 Fig 48. Connecting PCF2119x with 1 × 32 character LCD PCF2119X ...
Page 61
NXP Semiconductors 16.9 4-bit operation, 1-line display using external reset The program must set functions prior to a 4-bit operation (see turned on, 8-bit operation is automatically selected and the PCF2119x attempts to perform the first write as an 8-bit ...
Page 62
NXP Semiconductors Table 39. 8-bit operation, 1-line display example; using external reset (character set ‘A’) Step Instruction RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 4 Entry_mode_set Write_data to CGRAM/DDRAM ...
Page 63
NXP Semiconductors Table 40. 8-bit operation, 1-line display and icon example; using external reset (character set ‘A’) Step Instruction RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 power supply on 2 Function_set ...
Page 64
NXP Semiconductors 16.11 8-bit operation, 2-line display For a 2-line display the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters ...
Page 65
NXP Semiconductors Table 41. 8-bit operation, 2-line display example; using external reset (character set ‘A’) Instruction Step RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Display 22 23 Return_home 16.12 I C-bus operation, ...
Page 66
NXP Semiconductors 2 Table 42. Example of I C-bus operation; 1-line display (using external reset, assuming pin SA0 = V 2 Step I C-bus byte 16 Write_data to DDRAM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS 0 ...
Page 67
NXP Semiconductors 16.13 Initialization Table 43. Initialization by instruction, 8-bit interface ( Step Instruction RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 power-on or unknown state 2 wait Function_set ...
Page 68
NXP Semiconductors Table 44. Step can be checked after the following instructions; when BF is not checked, the waiting time between instructions is the specified instruction time (see ...
Page 69
NXP Semiconductors 16.14 User defined characters and symbols user defined characters may be stored in the CGRAM. The content of the CGRAM is lost during power-down, therefore the CGRAM has to be rewritten after every power-on. Fig ...
Page 70
NXP Semiconductors i2c_write(0x06); // 00110 i2c_stop(); // Until here the definition of the character and writing it into the CGRAM. Now it // still needs to be displayed. See below. // PCF2119, setting of proper display modes startI2C(); // PCF2119 ...
Page 71
NXP Semiconductors 17. Bare die outline Bare die: 168 bumps; 7.59 x 1.71 x 0.38 mm PC2119 detail X 0 Dimensions (1) (1) (1) Unit max 0.0225 mm nom 0.380 0.0175 0.050 0.100 min ...
Page 72
NXP Semiconductors Table 45. All X and Y coordinates are referenced to the center of the chip (dimensions in Symbol V DD1 V DD1 V DD1 V DD1 V DD1 V DD1 V DD2 V DD2 V DD2 V DD2 ...
Page 73
NXP Semiconductors Table 45. All X and Y coordinates are referenced to the center of the chip (dimensions in Symbol V LCDOUT V LCDOUT V LCDOUT V LCDIN V LCDIN V LCDIN V LCDIN V LCDIN V LCDIN dummy (V ...
Page 74
NXP Semiconductors Table 45. All X and Y coordinates are referenced to the center of the chip (dimensions in Symbol C59 C58 C57 C56 C55 C54 C53 C52 C51 C50 C49 C48 C47 C46 C45 C44 C43 C42 C41 R17DUP ...
Page 75
NXP Semiconductors Table 45. All X and Y coordinates are referenced to the center of the chip (dimensions in Symbol C20 C19 C18 C17 C16 C15 C14 C13 C12 C11 C10 ...
Page 76
NXP Semiconductors Table 45. All X and Y coordinates are referenced to the center of the chip (dimensions in Symbol DB1 DB2 DB3/SA0 DB4 DB5 DB6 DB7 OSC Table 46. All X and Y coordinates are referenced to the center ...
Page 77
NXP Semiconductors 19. Packing information Fig 51. Tray details Table 47. Dimension PCF2119X Product data sheet 1.1 2.1 3.1 1.2 2.2 1 For dimensions see Table 47. Tray ...
Page 78
NXP Semiconductors Fig 52. Tray alignment PCF2119X Product data sheet The orientation of the pocket is indicated by the position of the IC type name on the die surface with respect to the chamfer on the upper ...
Page 79
NXP Semiconductors 20. Abbreviations Table 48. Acronym CGRAM CGROM CMOS COG DC DDRAM HBM ITO LCD LSB MM MSB MSL MUX PCB POR RAM RMS ROM SCL SDA PCF2119X Product data sheet Abbreviations Description Character Generator ...
Page 80
NXP Semiconductors 21. References [1] AN10170 — Design guidelines for COG modules with NXP monochrome LCD drivers [2] AN10706 — Handling bare die [3] IEC 60134 — Rating systems for electronic tubes and valves and analogous semiconductor devices [4] IEC ...
Page 81
NXP Semiconductors 23. Legal information 23.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 82
NXP Semiconductors Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified ...
Page 83
NXP Semiconductors 25. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . ...