X9252 Xicor, X9252 Datasheet - Page 15

• Manufacturer Part Number: X9252
• Description: Quad Digitally-Controlled (XDCP) potentiometer
• Manufacturer: Xicor

The registers are organized in five pages of four, with
one page consisting of the WCRi (i=0-3), a second
page containing the DRi0 (i=0-3), a third page contain-
ing the DRi1, and so forth. These pages can be written
to four bytes at at time. In this manner all four potenti-
ometer WCRs can be updated in a single serial write
(see “Page Write Operation” on page 17), as well as all
four registers of a given page in the DR array.
The unique feature of the X9252 device is that writing
or reading to a Data Register of a given DCP automati-
cally updates/moves the WCR of that DCP with the
content of the DR. In this manner data can be moved
from a particular DCP register to that DCP’s WCR just
by performing a 2-wire read operation.
neously, that data byte can be utilized by the host.
Status Register Organization
The Status Register (SR) is used in read and write
operations to select the appropriate DCP register.
Before any DCP register can be accessed, the SR
must be set to the correct value. It is accessed by
setting the Address Byte to 07h (Write Slave Address,
followed by Byte Address 07h). The SR is volatile and
defaults to 00h on power up. It is an 8-bit register
containing three control bits in the 3 LSBs as follows:
Bits DRSel0 and DRSel1 determine which Data Regis-
ter of a DCP is selected in a given operation. NVEn-
able is used to select the volatile WCR if “0”, and one
of the nonvolatile DCP registers if “1”. Table 2 shows
this register organization. “Store” operations using the
Up/Down interface require that bits DRSel1 and
DRSel0 are set to “0”.
REV 1.4.1 7/29/03
7
6
Reserved
5
4
3
DRSel1 DRSel0
2
1
NVEnable
Simulta-
0
www.xicor.com
Table 2. Status Register Contents for WCR and DR
Note: X means either 0 or 1, i = 0,1,2, or 3
DCP Addressing for 2-wire Interface
Once the register number has been selected by a 2-
wire instruction, then the DCP number is determined
by the Address Byte of the following instruction. Note
again that this enables a complete page write of the
DRs of all four potentiometers at once. The register
addresses accessible in the X9252 include:
Table 3. Addressing for 2-wire Interface Address
All other address bits in the Address Byte must be set
to “0” during 2-wire write operations and their value
should be ignored when read.
Register Selected DRSel1
Selection for 2-Wire Interface
Byte
Address (hex)
WCRi
DRi0
DRi1
DRi2
DRi3
0
1
2
3
4
5
6
7
X
0
0
1
1
Status Register
Contents
DRSel0 NVEnable
Not Used
Not Used
Not Used
DCP 0
DCP 1
DCP 2
DCP 3
X
0
1
0
1
X9252
0
1
1
1
1
15 of 21