gvt7132d32 ETC-unknow, gvt7132d32 Datasheet

no-image

gvt7132d32

Manufacturer Part Number
gvt7132d32
Description
Synchronous Burst Sram
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
gvt7132d32T-7
Manufacturer:
GALVANTECH
Quantity:
20 000
FEATURES
• Fast access times: 5.5, 6, and 7ns
• Fast clock speed: 100, 75, and 66MHz
• Provide high performance 3-1-1-1 access rate
• Fast OE# access times: 5.5, 6, and 7ns
• Optimal for depth expansion (one cycle chip deselect to
• Single +3.3V -5% and +10% power supply
• Clamp diodes to VSSQ at all inputs and outputs
• 5V tolerant inputs except I/O’s
• Common data inputs and data outputs
• BYTE WRITE ENABLE and GLOBAL WRITE control
• Three chip enables for depth expansion and address
• Address, control, input, and output pipeline registers
• Internally self-timed WRITE CYCLE
• WRITE pass-through capability
• ZZ snooze mode control
• Burst control pins (interleaved or linear burst sequence)
• Automatic power-down for portable applications
• High density, high speed packages
• Low capacitive bus loading
• High 30pF output drive capability at rated access time
OPTIONS
• Timing
• Packages
Galvantech, Inc. 3080 Oakmead Village Drive, Santa Clara, CA 95051
Tel (408) 566-0688
Rev. 2/98
GALVANTECH
SYNCHRONOUS
BURST SRAM
PIPELINED OUTPUT
eliminate bus contention)
pipeline
5.5ns access/10ns cycle
6ns access/13ns cycle
7ns access/15ns cycle
100-pin PQFP
100-pin TQFP
Fax (408) 566-0699
MARKING
-5
-6
-7
Q
T
, INC.
32K X 32 SYNCHRONOUS BURST SRAM
GENERAL DESCRIPTION
employs high-speed, low power CMOS designs using
advanced double-layer polysilicon, double-layer metal
technology. Each memory cell consists of four transistors and
two high valued resistors.
cells with advanced synchronous peripheral circuitry and a 2-
bit counter for internal burst operation. All synchronous
inputs are gated by registers controlled by a positive-edge-
triggered clock input (CLK). The synchronous inputs include
addresses, data inputs, address-pipelining chip enable (CE#),
depth-expansion chip enables (CE2# and CE2), burst control
inputs (ADSC#, ADSP#, and ADV#), write enables (BW1#,
BW2#, BW3#, BW4#,and BWE#), and global write (GW#).
burst mode control (MODE), and sleep mode control (ZZ).
The data outputs (Q), enabled by OE#, are also asynchronous.
address status processor (ADSP#) or address status controller
(ADSC#) input pins. Subsequent burst addresses can be
internally generated as controlled by the burst advance pin
(ADV#).
on-chip to initiate self-timed WRITE cycle. WRITE cycles
can be one to four bytes wide as controlled by the write
control inputs. Individual byte write allows individual byte to
be written. BW1# controls DQ1-DQ8. BW2# controls DQ9-
DQ16. BW3# controls DQ17-DQ24. BW4# controls DQ25-
DQ32. BW1#, BW2# BW3#, and BW4# can be active only
with BWE# being LOW. GW# being LOW causes all bytes to
be written. WRITE pass-through capability allows written
data available at the output for the immediately next READ
cycle. This device also incorporates pipelined enable circuit
for easy depth expansion without penalizing system
performance.
All inputs and outputs are TTL-compatible. The device is
ideally suited for 486, Pentium
systems and for systems that are benefited from a wide
synchronous data bus.
The Galvantech Synchronous Burst SRAM family
The GVT7132D32 SRAM integrates 32768x32 SRAM
Asynchronous inputs include the output enable (OE#),
Addresses and chip enables are registered with either
Addresses, data inputs, and write controls are registered
The GVT7132D32 operates from a +3.3V power supply.
32K x 32 SRAM
+3.3V SUPPLY,FULLY REGISTERED
INPUTS AND OUTPUTS, BURST COUNTER
TM
, 680x0, and PowerPC
GVT7132D32
PowerPC is a trademark of IBM Corporation.
Pentium is a trademark of Intel Corporation.
Galvantech, Inc. reserves the right to change
products or specifications without notice.
TM

Related parts for gvt7132d32

gvt7132d32 Summary of contents

Page 1

... This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance. The GVT7132D32 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, Pentium systems and for systems that are benefited from a wide synchronous data bus ...

Page 2

... X 32 SYNCHRONOUS BURST SRAM BYTE 1 WRITE D Q BYTE 2 WRITE D Q BYTE 3 WRITE D Q BYTE 4 WRITE D Q ENABLE Input Register Address Register CLR Binary Counter & Logic 2 GVT7132D32 OUTPUT REGISTER DQ1 DQ32 Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 3

... Chip Enable: This active LOW input is used to enable the device and to gate ADSP#. Chip Enable: This active LOW input is used to enable the device. Chip enable: This active HIGH input is used to enable the device. 3 GVT7132D32 ...

Page 4

... Fourth Address (internal) (internal) A...A10 A...A11 A...A11 A...A00 A...A00 A...A01 A...A01 A...A10 BWE# BW1# BW2# BW3 GVT7132D32 DESCRIPTION BW4 Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 5

... PRESENT CYCLE OPERATION CE# 2,3 READ cycle, Register A(n D(n-1) 2,3 READ cycle, Register A(n HIGH-Z 2,3 READ cycle, Register A(n D(n-1) for one byte 2 Deselect cycle HIGH-Z 5 GVT7132D32 ADV# WRITE# OE# CLK L-H High L-H High L-H High L-H High ...

Page 6

... SB3 I 12 SB4 ; VCC = MAX; IH CONDITIONS SYMBOL MHz C I VCC = 3. CONDITIONS SYMBOL PLCC TYP TQFP TYP Still air, soldered on 4. 1.125 inch 4-layer PCB JC 6 GVT7132D32 MIN MAX UNITS 2.0 VCCQ+0.3 V -0.3 0 2.4 V 0.4 V 3.1 3 UNITS NOTES ...

Page 7

... KQX KQLZ 2 2 KQHZ OEQ 5 OELZ 0 0 OEHZ 2.5 2.5 2 0.5 0.5 0.5 TYP MAX KQ 0.016 7 GVT7132D32 - 7 MAN UNITS NOTES UNITS NOTES Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 8

... See Figures 1 and 2 15. Capacitance derating applies to capacitance different from the load capacitance shown in Fig / increases with greater t KQHZ is less o C and 20ns cycle time. 8 GVT7132D32 1.5V Fig. 1 OUTPUT LOAD EQUIVALENT 3.3v 317 DQ 351 5 pF Fig. 2 OUTPUT LOAD EQUIVALENT ...

Page 9

... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. February 6, 1998 Rev. 2/98 , INC. 32K X 32 SYNCHRONOUS BURST SRAM READ TIMING OEQ t OELZ Q(A1) Q(A2) Q(A2+1) SINGLE READ 9 GVT7132D32 t H Q(A2+2) Q(A2+3) Q(A2) BURST READ Galvantech, Inc. reserves the right to change products or specifications without notice. Q(A2+1) ...

Page 10

... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. February 6, 1998 Rev. 2/98 , INC. 32K X 32 SYNCHRONOUS BURST SRAM WRITE TIMING OEHZ D(A1) D(A2) D(A2+1) D(A2+1) BURST WRITE 10 GVT7132D32 D(A2+2) D(A2+3) D(A3) D(A3+1) BURST WRITE Galvantech, Inc. reserves the right to change products or specifications without notice. D(A3+2) ...

Page 11

... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. February 6, 1998 Rev. 2/98 , INC. 32K X 32 SYNCHRONOUS BURST SRAM READ/WRITE TIMING Q(A1) Q(A2) D(A3) Pass Through Single Single Write 11 GVT7132D32 A5 Q(A3) Q(A4) Q(A4+1) Q(A4+2) D(A5) Burst Read Galvantech, Inc. reserves the right to change products or specifications without notice. D(A5+1) Burst Write ...

Page 12

... GALVANTECH 100 Pin PQFP Package Dimensions # 1 2.80 + 0.25 Note: All dimensions in Millimeters February 6, 1998 Rev. 2/98 , INC. 32K X 32 SYNCHRONOUS BURST SRAM 17.20 + 0.30 14.00 + 0.10 0.65 Basic 12 GVT7132D32 0.30 + 0.10 Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 13

... GALVANTECH 100 Pin TQFP Package Dimensions # 1 1.40 + 0.05 Note: All dimensions in Millimeters February 6, 1998 Rev. 2/98 , INC. 32K X 32 SYNCHRONOUS BURST SRAM 16.00 + 0.10 14.00 + 0.10 0.65 Basic 13 GVT7132D32 0.30 + 0.08 Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 14

... Galvantech Prefix Part Number February 6, 1998 Rev. 2/98 , INC. 32K X 32 SYNCHRONOUS BURST SRAM 14 GVT7132D32 Speed (5 = 5.5ns access/10ns cycle 6 = 6ns access/13ns cycle 7 = 7ns access/15ns cycle) Package (Q = 100 PIN PQFP 100 PIN TQFP) Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Related keywords