ace24c02 ACE Technology Co., LTD., ace24c02 Datasheet - Page 10

no-image

ace24c02

Manufacturer Part Number
ace24c02
Description
Two-wire Serial Eeprom
Manufacturer
ACE Technology Co., LTD.
Datasheet
 
                                                                                                                               
                                             
Device Addressing
condition to enable the chip for a read or write operation (refer to Figure 7).
significant bits as shown. This is common to all the EEPROM devices.
compare to their corresponding hard-wired input pins.
address bit. The two device address bits must compare to their corresponding hard-wired input pins.
The A0 pin is no connect.
addressing. The A2 bit must compare to its corresponding hard-wired input pin. The A1 and A0 pins are
no connect.
addressing. These page addressing bits on the 4K, 8K and 16K devices should be considered the
most significant bits of the data word address which follows. The A0, A1 and A2 pins are no connect.
this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address,
the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state.
Write Operations
Byte Write:
acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then
clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a
zero and the addressing device, such as a microcontroller, must terminate the write sequence with a
stop condition. At this time the EEPROM enters an internally timed write cycle, t
memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write
is complete (refer to Figure 8).
Page Write:
16-byte page writes.
condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the
first data word, the microcontroller can transmit up to seven (2K) or fifteen (4K, 8K, 16K) more data
words. The EEPROM will respond with a zero after each data word received. The microcontroller must
terminate the page write sequence with a stop condition (refer to Figure 9).
the receipt of each data word. The higher data word address bits are not incremented, retaining the
memory page row location. When the word address, internally generated, reaches the page boundary,
the following byte is placed at the beginning of the same page. If more than eight (2K) or sixteen (4K,
8K, 16K) data words are transmitted to the EEPROM, the data word address will “roll over” and previous
data will be overwritten.
The 2K, 4K, 8K and 16K EEPROM devices all require an 8-bit device address word following a start
The device address word consists of a mandatory one, zero sequence for the first four most
The next 3 bits are the A2, A1 and A0 device address bits for the 2K EEPROM. These 3 bits must
The 4K EEPROM only uses the A2 and A1 device address bits with the third bit being a memory page
The 8K EEPROM only uses the A2 device address bit with the next 2 bits being for memory page
The 16K does not use any device address bits but instead the 3 bits are used for memory page
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if
A write operation requires an 8-bit data word address following the device address word and
The 2K EEPROM is capable of an 8-byte page write, and the 4K, 8K and 16K devices are capable of
A page write is initiated the same as a byte write, but the microcontroller does not send a stop
The data word address lower three (2K) or four (4K, 8K, 16K) bits are internally incremented following
Technology
Two-wire Serial EEPROM
ACE24(L)C02/04/08/16
WR,
to the nonvolatile
VER 1.3
10

Related parts for ace24c02