stac9202x5taea1xr Integrated Device Technology, stac9202x5taea1xr Datasheet - Page 33

no-image

stac9202x5taea1xr

Manufacturer Part Number
stac9202x5taea1xr
Description
Two-channel High Definition Audio Codec With Dual Digital Microphone Interfaces
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STAC9202X5TAEA1XR
Manufacturer:
TOSHIBA
Quantity:
12 599
IDT™
STAC9202
2-CHANNEL HIGH DEFINITION AUDIO CODEC WITH DUAL DIGITAL MICROPHONE INTERFACES
2-CHANNEL HIGH DEFINITION AUDIO CODEC WITH DUAL DIGITAL MICROPHONE INTERFACES
5.4.15. AFG GPIOWake
5.4.16. AFG GPIOUnsolEn
[31:4]
Bit
[3]
[2]
[1]
[0]
Set1
Set1
Get
Get
Bitfield Name
Rsvd
En3
En2
En1
En0
Table 39. AFG GPIOWake Command Response Format
Table 40. AFG GPIOUnsolEn Command Verb Format
Table 38. AFG GPIOWake Command Verb Format
IDT CONFIDENTIAL
Verb ID
Verb ID
RW
RW
RW
RW
RW
F18
718
R
F19
719
Reset
0x0
0x0
0x0
0x0
0x0
See bits [7:0] of bitfield table
See bits [7:0] of bitfield table
Reserved
Wake enable for GPIO3:
0 = wake-up event is disabled;
1 = when HD Audio link is powered down (RST# is
asserted), a wake-up event will trigger a Status Change
Request event on the link.
Wake enable for GPIO2:
0 = wake-up event is disabled;
1 = when HD Audio link is powered down (RST# is
asserted), a wake-up event will trigger a Status Change
Request event on the link.
Wake enable for GPIO1:
0 = wake-up event is disabled;
1 = when HD Audio link is powered down (RST# is
asserted), a wake-up event will trigger a Status Change
Request event on the link.
Wake enable for GPIO0:
0 = wake-up event is disabled;
1 = when HD Audio link is powered down (RST# is
asserted), a wake-up event will trigger a Status Change
Request event on the link.
Payload
Payload
00
00
33
Description
STAC9202
See bitfield table
See bitfield table
0000_0000h
0000_0000h
Response
Response
PC AUDIO
V 1.2 01/08

Related parts for stac9202x5taea1xr