atxmega192a1-au ATMEL Corporation, atxmega192a1-au Datasheet - Page 16

no-image

atxmega192a1-au

Manufacturer Part Number
atxmega192a1-au
Description
8/16-bit Xmega A1 Microcontroller
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATXMEGA192A1-AU
Manufacturer:
ATMEL
Quantity:
340
8. DMAC - Direct Memory Access Controller
8.1
8.2
8067M–AVR–09/10
Features
Overview
The XMEGA A1 has a Direct Memory Access (DMA) Controller to move data between memories
and peripherals in the data space. The DMA controller uses the same data bus as the CPU to
transfer data.
It has 4 channels that can be configured independently. Each DMA channel can perform data
transfers in blocks of configurable size from 1 to 64K bytes. A repeat counter can be used to
repeat each block transfer for single transactions up to 16M bytes. Each DMA channel can be
configured to access the source and destination memory address with incrementing, decrement-
ing or static addressing. The addressing is independent for source and destination address.
When the transaction is complete the original source and destination address can automatically
be reloaded to be ready for the next transaction.
The DMAC can access all the peripherals through their I/O memory registers, and the DMA may
be used for automatic transfer of data to/from communication modules, as well as automatic
data retrieval from ADC conversions, data transfer to DAC conversions, or data transfer to or
from port pins. A wide range of transfer triggers is available from the peripherals, Event System
and software. Each DMA channel has different transfer triggers.
To allow for continuous transfers, two channels can be interlinked so that the second takes over
the transfer when the first is finished and vice versa.
The DMA controller can read from memory mapped EEPROM, but it cannot write to the
EEPROM or access the Flash.
Allows High-speed data transfer
4 Channels
From 1 byte and up to 16M bytes transfers in a single transaction
Multiple addressing modes for source and destination address
1, 2, 4, or 8 byte Burst Transfers
Programmable priority between channels
– From memory to peripheral
– From memory to memory
– From peripheral to memory
– From peripheral to peripheral
– Increment
– Decrement
– Static
XMEGA A1
16

Related parts for atxmega192a1-au