at45db041a-cc ATMEL Corporation, at45db041a-cc Datasheet - Page 3

• Manufacturer Part Number: at45db041a-cc
• Description: At45db041a 4-megabit 2.5-volt Only Serial Dataflash
• Manufacturer: ATMEL Corporation

Memory Architecture Diagram
Device Operation
The device operation is controlled by instructions from the
host processor. The list of instructions and their associated
opcodes are contained in Tables 1 through 4. A valid
instruction starts with the falling edge of CS followed by the
appropriate 8-bit opcode and the desired buffer or main
memory address location. While the CS pin is low, toggling
the SCK pin controls the loading of the opcode and the
desired buffer or main memory address location through
the SI (serial input) pin. All instructions, addresses and data
are transferred with the most-significant bit (MSB) first.
Buffer addressing is referenced in the datasheet using the
terminology BFA8-BFA0 to denote the nine address bits
required to designate a byte address within a buffer. Main
memory addressing is referenced using the terminology
PA10-PA0 and BA8-BA0 where PA10-PA0 denotes the
11 address bits required to designate a page address and
BA8-BA0 denotes the nine address bits required to desig-
nate a byte address within the page.
Read Commands
By specifying the appropriate opcode, data can be read
from the main memory or from either one of the two data
buffers. The DataFlash supports two categories of read
modes in relation to the SCK signal. The differences
between the modes are in respect to the inactive state of
the SCK signal as well as which clock cycle data will begin
to be output. The two categories, which are comprised of
four modes total, are defined as Inactive Clock Polarity Low
or Inactive Clock Polarity High and SPI Mode 0 or SPI
SECTOR ARCHITECTURE
135,168 bytes (128K + 4K)
135,168 bytes (128K + 4K)
65,472 bytes (62K + 1984)
135,168 bytes (128K + 4K)
67,584 bytes (64K + 2K)
SECTOR 4 = 512 Pages
SECTOR 1 = 248 Pages
SECTOR 2 = 256 Pages
SECTOR 3 = 512 Pages
SECTOR 5 = 512 Pages
SECTOR 0 = 8 Pages
2112 bytes (2K + 64)
SECTOR 0
BLOCK ARCHITECTURE
Block = 2112 bytes
BLOCK 254
BLOCK 255
BLOCK 30
BLOCK 31
BLOCK 32
BLOCK 33
BLOCK 62
BLOCK 63
BLOCK 64
BLOCK 65
BLOCK 0
BLOCK 1
BLOCK 2
(2K + 64)
Mode 3. A separate opcode (refer to Table 1 on page 8 for
a complete list) is used to select which category will be
used for reading. Please refer to the “Detailed Bit-level
Read Timing” diagrams in this datasheet for details on the
clock cycle sequences for each mode.
CONTINUOUS ARRAY READ: By supplying an initial
starting address for the main memory array, the Continu-
ous Array Read command can be utilized to sequentially
read a continuous stream of data from the device by simply
providing a clock signal; no additional addressing
information or control signals need to be provided. The
DataFlash incorporates an internal address counter that
will automatically increment on every clock cycle, allowing
one continuous read operation without the need of addi-
tional address sequences. To perform a continuous read,
an opcode of 68H or E8H must be clocked into the device
followed by 24 address bits and 32 don’t care bits. The first
four bits of the 24-bit address sequence are reserved for
upward and downward compatibility to larger and smaller
density devices (see Notes under “Command Sequence for
Read/Write Operations” diagram). The next 11 address bits
(PA10-PA0) specify which page of the main memory array
to read, and the last nine bits (BA8-BA0) of the 24-bit
address sequence specify the starting byte address within
the page. The 32 don’t care bits that follow the 24 address
bits are needed to initialize the read operation. Following
the 32 don’t care bits, additional clock pulses on the SCK
pin will result in serial data being output on the SO (serial
output) pin.
8 Pages
PAGE ARCHITECTURE
Page = 264 bytes
PAGE 2045
PAGE 2046
PAGE 2047
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 0
PAGE 1
PAGE 6
PAGE 7
PAGE 8
PAGE 9
(256 + 8)
3