w25q80bv Winbond Electronics Corp America, w25q80bv Datasheet - Page 57

no-image

w25q80bv

Manufacturer Part Number
w25q80bv
Description
8m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
w25q80bvC1D
Quantity:
1 000
Company:
Part Number:
w25q80bvC1D
Quantity:
1 000
Part Number:
w25q80bvIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSIG
Manufacturer:
WINBOND
Quantity:
21 660
Part Number:
w25q80bvSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSSIG
Manufacturer:
Winbond
Quantity:
2 100
Part Number:
w25q80bvSSIG
Manufacturer:
WINBOND
Quantity:
192
Part Number:
w25q80bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q80bvSSIG
0
Company:
Part Number:
w25q80bvSSIG
Quantity:
28
Company:
Part Number:
w25q80bvSSIG
Quantity:
28
Part Number:
w25q80bvUXIG
Manufacturer:
RICHTEK
Quantity:
3 492
Part Number:
w25q80bvZPIG
Manufacturer:
ATMEL
Quantity:
401
10.2.38 Read Security Registers (48h)
The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data
bytes to be sequentially read from one of the four security registers. The instruction is initiated by driving
the /CS pin low and then shifting the instruction code “48h” followed by a 24-bit address (A23-A0) and
eight “dummy” clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK
pin. After the address is received, the data byte of the addressed memory location will be shifted out on
the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is
automatically incremented to the next byte address after each byte of data is shifted out. Once the byte
address reaches the last byte of the register (byte FFh), it will reset to 00h, the first byte of the register,
and continue to increment. The instruction is completed by driving /CS high. The Read Security Register
instruction sequence is shown in figure 36. If a Read Security Register instruction is issued while an
Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any
effects on the current cycle. The Read Security Register instruction allows clock rates from D.C. to a
maximum of F
* Please note that Security Register 0 is Reserved by Winbond for future use. It is
recommended to use Security registers 1- 3 before using register 0.
Security Register #0*
Security Register #1
Security Register #2
Security Register #3
R
ADDRESS
(see AC Electrical Characteristics).
Figure 36. Read Security Registers Instruction Sequence
Instruction (48h)
Instruction (48h)
A23-16
00h
00h
00h
00h
- 57 -
A15-12
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
Publication Release Date: March 26, 2009
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
A11-8
Preliminary - Revision A
W25Q80BV
Byte Address
Byte Address
Byte Address
Byte Address
A7-0

Related parts for w25q80bv