br93c66-10tu-1.8 ROHM Co. Ltd., br93c66-10tu-1.8 Datasheet

no-image

br93c66-10tu-1.8

Manufacturer Part Number
br93c66-10tu-1.8
Description
Advantage Series Serial Eeproms Microwire Bus
Manufacturer
ROHM Co. Ltd.
Datasheet
Universal Standard Specification Series Serial EEPROM Series
Advantage Series Serial EEPROMs
Microwire BUS
●Description
●Features
●Pin configuration
© 2010 ROHM Co., Ltd. All rights reserved.
BR93C□□-10□U-1.8 family
www.rohm.com
These EEPROMs utilize a three line serial interface
consisting of Serial Data Input (DI), Serial Clock (SK), and
Serial Data Output (DO)
After one READ instruction segment is received, if the Chip
Select (CS) remains HIGH, the address pointer automatically
cycles to the next higher register address, giving a
continuous string of output data, depending on the device
and the starting address.
When a WRITE or WRAL instruction is received, the
previous data in the address locations are
automatically overwritten, eliminating the need for an ERASE
command.
The BR93C46/56/66 series ICs are serial EEPROMs of 1K/2K/4Kbits, respectively, which feature low voltage operation and
low power consumption, enabling compatibility with a wide range of applications. In addition, compact packages are
available, contributing to end-product miniaturization.
Table1.Pin Configuration
1) Microwire Bus interface
2) Single supply voltage: 1.8 to 5.5V
3) 16bit serial EEPROM
4) Automatic ERASE before WRITE and self-timed programming cycle
5) Ready /Busy status
6) 2MHz Clock Frequency, 10ms WRITE Time
7) Auto-increment of register address for READ mode
8) 1,000,000 WRITE/ERASE Cycles
9) 40-year data retention
Pin Name
GND
VCC
DO
CS
SK
DC
DI
Serial Data Output
Serial Data Clock
Serial Data Input
Don’t Connect
Power Supply
Chip Select
Function
Ground
1/10
When Chip Select (CS) is set to H after the WRITE command,
the Status signal (Ready/Busy) becomes active at the Serial
Data Output (DO) until the start bit of the next command. The
Status signal is active when Chip Select (CS) is HIGH, and
Serial Data Output (DO) pin outputs High – Z when Chip
Select (CS) is LOW.
8-lead SOIC Rotated (1K JEDEC only)
VCC
DO
DC
CS
CS
SK
SK
DI
Figure1.Package
8-lead SOIC
1
2
3
4
1
2
3
4
8
7
6
5
8
7
6
5
2010.07 - Rev.A
DC
GND
VCC
DC
DC
DO
DI
GND
No.10001EAT11

Related parts for br93c66-10tu-1.8

br93c66-10tu-1.8 Summary of contents

Page 1

Universal Standard Specification Series Serial EEPROM Series Advantage Series Serial EEPROMs Microwire BUS BR93C□□-10□U-1.8 family ●Description The BR93C46/56/66 series ICs are serial EEPROMs of 1K/2K/4Kbits, respectively, which feature low voltage operation and low power consumption, enabling compatibility with a wide ...

Page 2

BR93C□□-10□U-1.8 family ●Absolute maximum ratings Table 2: Absolute Maximum Ratings Parameter Storage Temperature Output Range(Q=V or Hi-Z) OH Input range Supply Voltage ●Recommended Operating Conditions Table 3: Recommended Operating Conditions Parameter Supply Voltage Ambient Operating Temperature ●Block Diagram Command Decode ...

Page 3

BR93C□□-10□U-1.8 family ●Electrical characteristics Table 4: DC Characteristics (Unless otherwise specified, Ta=-40-85℃, V Parameter Symbol Supply Voltage V Supply Current I CC Standby Current I SB Input Leakage I Output Leakage I OL Input Low Voltage V Input High Voltage ...

Page 4

BR93C□□-10□U-1.8 family Table 5: AC Characteristics (Unless otherwise specified, Ta=-40-85℃, V Parameter SK Clock Frequency SK High Time SK Low Time Minimum CS Low Time CS Set-up Time(relative to SK) DI Set-up Time(relative to SK) CS Hold Time(relative to SK) ...

Page 5

... Serial Clock (SK) during READ mode. Table 6: Instruction Set (BR93C46) Instruction READ EWEN ERASE WRITE ERAL WRAL EWDS * Inconsequential bit Table 7: Instruction Set (BR93C56 and BR93C66) Instruction READ EWEN ERASE WRITE ERAL WRAL EWDS *1:*= Inconsequential bit *2: Address bit A7 is not decoded by the BR93C56. ...

Page 6

... Chip Select (CS) initiates a high voltage cycle that writes the data into the non-volatile memory array. The EEPROM will not write the data into the non-volatile memory array if Chip Select (CS after (8) input of the 28th or more cycle of the Serial Clock (SK). ...

Page 7

BR93C□□-10□U-1.8 family ●Timing Diagrams (READ) DO (WRITE High High-Z www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved CSS SKH SKL t ...

Page 8

BR93C□□-10□U-1.8 family Am High High High ...

Page 9

... Table 9: BR93C56 Ordering Information Ordering Code BR93C56-10SU-1.8 BR93C56-10TU-1.8 Table 10: BR93C66 Ordering Information Ordering Code BR93C66-10SU-1.8 BR93C66-10TU-1.8 ●Package outline Figure 11. JEDEC SOIC Package outline Notes 1. This drawing is subject to change without notice. 2. Body dimensions do not include mold flash or protrusion, or gate burns. 3. Reference JEDEC MS-012 variation AA. ...

Page 10

BR93C□□-10□U-1.8 family ●Ordering part number ROHM prefix BUS type 93C: Microwire 2 24C 25: SPI ●Tape and Real Information <Tape and Reel information> Tape Embossed carrier tape Quantity 2500pcs E2 Direction The direction ...

Page 11

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd. The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose ...

Related keywords