lmh1982sqx National Semiconductor Corporation, lmh1982sqx Datasheet - Page 17

no-image

lmh1982sqx

Manufacturer Part Number
lmh1982sqx
Description
Lmh1982 Multi-rate Video Clock Generator With Genlock
Manufacturer
National Semiconductor Corporation
Datasheet
5.2 Programming The Output Format Timing
When PLL 1 is stable and locked to the input reference, the
output format timing should be specified. The functional block
HD_CLK (MHz)
74.25/1.001
148.5/1.001
74.25
148.5
TABLE 5. HD Clock Frequency Selection
Register 08h
HD_FREQ
0h
1h
2h
3h
PLL#
2
3
2
3
17
diagram for TOF generation and output initialization is shown
in Figure 3.
For proper output generation and initialization, the reference
format and output format timings must be fully and correctly
programmed to the output format registers 09h–12h, which
specify the following:
Output TOF Clock
Output Frame Timing
Reference Frame Timing
Input-Output Frame Rate Ratio
Output Frame Line Offset
www.national.com

Related parts for lmh1982sqx