aduc7030 Analog Devices, Inc., aduc7030 Datasheet - Page 92

• Manufacturer Part Number: aduc7030
• Description: Integrated Precision Battery Sensor For Automotive
• Manufacturer: Analog Devices, Inc.

ADuC7030/ADuC7033
TIMER4 - STI TIMER
Timer4 is a general purpose 16-bit count-up/down timer with a
programmable prescalar. Timer4 may be clocked from the Core
clock, or the Low Power 32.768kHz Oscillator, with a prescalar
of 1, 16, 256 or 32,768.
Timer4 has a capture register (T4CAP), which can be triggered
by a selected IRQ’s source initial assertion. Once triggered, the
current timer value is copied to T4CAP, and the timer keeps
running. This feature can be used to determine the assertion of
an event with increased accuracy.
Timer4 may also be used to drive the STI (Serial Test Interface)
peripheral.
Timer4 interface consists of five MMRS:
- T4LD, T4VAL and T4CAP are 16-bit registers and hold 16-bit
unsigned integers. T4VAL and T4CAP are read-only.
- T4CLRI is an 8-bit register. Writing any value to this register
will clear the interrupt
- T4CON is the configuration MMR described in Table 35
32.768kHz OSCILLATOR
Timer4 Load Registers:
Name:
Address:
Default
Value:
Access:
Function:
CLOCK FREQUENCY
LOW POWER
CORE
T4LD
0xFFFF0380
0x00000
Read/Write
T4LD is a 16-bit register, which holds the 16-bit
value that is loaded into the counter.
Figure 34.. Timer 4 block diagram
1, 16, 256, OR 32768
IRQ[31:0]
PRESCALER
UP/DOWN COUNTER
CAPTURE
16-BIT LOAD
16-BIT
TIMER4
VALUE
TIMER4 IRQ
STI
Rev. PrE | Page 92 of 150
Timer4 Clear Register:
Name:
Address:
Access:
Function:
Timer4 Value Register:
Name:
Address:
Default
Value:
Access:
Function:
Timer4 Capture Register:
Name:
Address:
Default
Value:
Access:
Function:
T4CLRI
0xFFFF038C
Write Only
This 8-bit, write-only MMR is written (with any
value) by user code to refresh(reload) Timer4.
T4VAL
0xFFFF0384
0xFFFF
Read Only
T4VAL is a 16-bit register which holds the current
value of Timer4.
T4CAP
0xFFFF0390
0x0000
Read Only
This is a 16-bit register, which holds the 32-bit
value captured by an enabled IRQ event.
Preliminary Technical Data