cy8c9520 Cypress Semiconductor Corporation., cy8c9520 Datasheet - Page 11

no-image

cy8c9520

Manufacturer Part Number
cy8c9520
Description
20-, 40-, And 60-bit I/o Expander With Eeprom
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cy8c9520-24PVXI
Manufacturer:
CY
Quantity:
5
Part Number:
cy8c9520A-24PVXI
Manufacturer:
LT
Quantity:
1 378
Part Number:
cy8c9520A-24PVXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
This chapter lists and describes the registers of the CY8C95xx device, starting with a register map and then detailed descriptions of
register types.
3.1
The register address is auto-incrementing. If the master device
writes or reads data to or from one register and then continues
data transfer in the same I2C transaction, sequential bytes will
be written or read to or from the following registers. For exam-
ple, if the first byte is sent to the Output Port 1 register, then the
next bytes will be written to Output Port 2, Output Port 3, Output
Port 4 etc. The first byte of each write transaction is treated as
the register address.
To read data from a seires of registers, the master device
should write the starting register address byte then perform a
start and series of read transactions. If no address was sent,
reads start from address 0.
To read a specific register address, the master device should
write the register address byte, then perform a start and read
transaction.
See Figure 1-3, “Port Reading and Writing in Multi-Port Device,”
on page 11.
The device’s register mapping is listed in Table 3-1.
Table 3-1. The Device Register Address Map
August 17, 2005
3.
Address
0Ah
0Bh
0Ch
0Dh
0Eh
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Fh
10h
11h
12h
Register Reference
Register Mapping Table
Input Port 0
Input Port 1
Input Port 2
Input Port 3
Input Port 4
Input Port 5
Input Port 6
Input Port 7
Output Port 0
Output Port 1
Output Port 2
Output Port 3
Output Port 4
Output Port 5
Output Port 6
Output Port 7
Interrupt Status Port 0
Interrupt Status Port 1
Interrupt Status Port 2
Register
Default Register
Document No. 38-12036 Rev. *A
Value
None
None
None
None
None
None
None
None
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
00h
00h
00h
Table 3-1. The Device Register Address Map (continued)
Address
1Ch
1Dh
2Ch
2Dh
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Eh
1Fh
20h
21h
22h
23h
24h
25h
26h
27h
28h
29h
2Ah
2Bh
2Eh
2Fh
30h
Interrupt Status Port 3
Interrupt Status Port 4
Interrupt Status Port 5
Interrupt Status Port 6
Interrupt Status Port 7
Port Select
Interrupt Mask
Select PWM for Port Output
Inversion
Pin Direction - Input/Output
Drive Mode - Pull Up
Drive Mode - Pull Down
Drive Mode - Open Drain High
Drive Mode - Open Drain Low
Drive Mode - Strong
Drive Mode - Slow Strong
Drive Mode - High-Z
Reserved
Reserved
Reserved
Reserved
PWM Select
Config PWM
Period PWM
Pulse Width PWM
Programmable Divider
Enable WDE, EEE, EERO
Device ID/Status
Reserved
Command
Register
Default Register
20h/40h/60h
Value
None
None
None
None
None
FFh
FFh
FFh
FFh
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
80h
00h
00h
11

Related parts for cy8c9520