adsp-21020 Analog Devices, Inc., adsp-21020 Datasheet - Page 8

no-image

adsp-21020

Manufacturer Part Number
adsp-21020
Description
32/40-bit Ieee Floating-point Dsp Microprocessor
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adsp-21020BG-100
Manufacturer:
ADI
Quantity:
163
Part Number:
adsp-21020BG-120
Manufacturer:
ADI
Quantity:
289
Part Number:
adsp-21020BG-80
Manufacturer:
ADI
Quantity:
202
Part Number:
adsp-21020KG-100
Manufacturer:
AD
Quantity:
2
Part Number:
adsp-21020KG-100
Manufacturer:
ADI
Quantity:
200
Part Number:
adsp-21020KG-102
Quantity:
3
Part Number:
adsp-21020KG-133
Manufacturer:
AMD
Quantity:
17
Part Number:
adsp-21020KG-133
Manufacturer:
ADI
Quantity:
168
Part Number:
adsp-21020KG-133
Manufacturer:
ADI
Quantity:
20 000
Part Number:
adsp-21020KG-80
Manufacturer:
AD
Quantity:
8
ADSP-21020
IMMEDIATE MOVE INSTRUCTIONS
14a. DM(<addr32>) = ureg ;
14b. ureg =
15a. DM(<data32>, Ia) = ureg;
15b. ureg =
16. DM(Ia, Mb) = <data32>;
17. ureg = <data32>;
MISCELLANEOUS INSTRUCTIONS
18. BIT
19a. MODIFY
19b. BITREV
20. |PUSH
21. NOP ;
22. IDLE ;
Notation
UPPERCASE
;
,
italics
| between lines |
<datan>
<addrn>
<reladdrn>
compute
shiftimm
condition
termination
ureg
sreg
dreg
Ia
Mb
Ic
Md
|POP
PM(<addr24>)
PM(< data24>, Ic)
PM(Ic, Md)
Table I. Syntax Notation Conventions
Meaning
Explicit syntax—assembler keyword (nota-
tion only; assembler is not case-sensitive
and lowercase is the preferred programming
convention)
Instruction terminator
Separates parallel operations in an
instruction
Optional part of instruction
List of options (choose one)
n-bit immediate data value
n-bit immediate address value
n-bit immediate PC-relative address value
ALU, multiplier, shifter or multifunction
operation (from Tables IV-VII)
Shifter immediate operation
(from Table VI)
Status condition (from Table II)
Termination condition (from Table II)
Universal register (from Table III)
System register (from Table III)
R15-R0, F15-F0; register file location
I7-I0; DAG1 index register
M7-M0; DAG1 modify register
I15-I8; DAG2 index register
M15-M8; DAG2 modify register
SET
CLR
TGL
TST
XOR
(Ia, <data32>)|;
(Ic,
(Ia, <data32>) ;
LOOP ,
DM(<addr32>) ;
PM(<addr24>)
DM(<data32>, Ia) ;
PM(<data24>, Ic)
<data32>)|
sreg <data32>;
PUSH
POP
STS ;
–8–
Name
eq
ne
ge
lt
le
gt
ac
not ac
av
not av
mv
not mv
ms
not ms
sv
not sv
sz
not sz
flag0_in
not flag0_in
flag1_in
not flag1_in
flag2_in
not flag2_in
flag3_in
not flag3_in
tf
not tf
lce
not lce
forever
true
In a conditional instruction, the execution of the entire instruction is based on
the specified condition.
Table II. Condition and Termination Codes
Description
ALU equal to zero
ALU not equal to zero
ALU greater than or equal to zero
ALU less than zero
ALU less than or equal to zero
ALU greater than zero
ALU carry
Not ALU carry
ALU overflow
Not ALU overflow
Multiplier overflow
Not multiplier overflow
Multiplier sign
Not multiplier sign
Shifter overflow
Not shifter overflow
Shifter zero
Not shifter zero
Flag 0
Not Flag 0
Flag 1
Not Flag l
Flag 2
Not Flag 2
Flag 3
Not Flag 3
Bit test flag
Not bit test flag
Loop counter expired (DO UNTIL)
Loop counter not expired (IF)
Always False (DO UNTIL)
Always True (IF)
REV. C

Related parts for adsp-21020