cat5140 ON Semiconductor, cat5140 Datasheet

no-image

cat5140

Manufacturer Part Number
cat5140
Description
Single Channel 256 Tap Dpp With Integrated Eeprom And I2c Control
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cat5140ZI-50-GT3
Manufacturer:
ON Semiconductor
Quantity:
850
Part Number:
cat5140ZI-50-GT3
Manufacturer:
ON/安森美
Quantity:
20 000
CAT5140
Single Channel 256 Tap
DPPt with Integrated
EEPROM and I
programmable potentiometer (DPPt). This DPP is comprised of a
series of equal value resistor elements connected between two
externally accessible end points. The tap points between each resistive
element can be selectively connected to the wiper output via internal
CMOS switches forming a linear taper electronic potentiometer.
non−volatile EEPROM for wiper position and 5 additional
non−volatile registers for general purpose data storage. Programming
of the registers is controlled via I
position is reset to the most recent value stored in the non−volatile
memory register (IVR).
MSOP package, and operates over the industrial temperature range of
−40°C to +85°C.
Features
© Semiconductor Components Industries, LLC, 2009
May, 2009 − Rev. 0
The CAT5140 is a single channel non-volatile 256−tap digitally
The CAT5140 contains a volatile wiper register (WR) and an 8−bit
The CAT5140 is available in an Pb free, RoHS compliant 8−lead
400 kHz I
256 Position Linear Taper Potentiometer
End−to−End Resistance = 50 kW / 100 kW
TCR = 100 ppm/°C (typical)
Standby Current = 2 mA (max)
Typical Wiper Resistance = 70 W @ 3.3 V
Operating Voltage = 2.5 V to 5.5 V
6 Registers 8−bit Non−volatile EEPROM
2,000,000 Data Write Stores
100 Year Data Retention
8−Lead MSOP Package
Pb−free RoHS Compliant: NiPdAu Plating
GND
SDA
SCL
WP
Figure 1. Functional Block Diagram
2
C Compatible Interface
Non−Volatile
WIPER
Volatile
ACR
IVR
GP
GP
GP
2
C interface. On power up, the wiper
2
C Control
VCC
R
R
R
H
L
W
1
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
GND
SDA
SCL
WP
1
ORDERING INFORMATION
ABTV
YMX
MARKING DIAGRAM
ABTV = 100 kW Resistance
ABTJ = 50 kW Resistance
Y = Production Year
Y =
M = Production Month
M =
X = Production Revision
1
PIN CONNECTIONS
http://onsemi.com
(Last Digit)
(1 − 9, A, B, C)
CASE 846AD
MSOP−8 3x3
Z SUFFIX
(Top View)
Publication Order Number:
1
ABTJ
YMX
CAT5140/D
VCC
R
R
R
H
L
W

Related parts for cat5140

cat5140 Summary of contents

Page 1

... I C interface. On power up, the wiper position is reset to the most recent value stored in the non−volatile memory register (IVR). The CAT5140 is available free, RoHS compliant 8−lead MSOP package, and operates over the industrial temperature range of −40°C to +85°C. Features • ...

Page 2

... WP: Write Protect Input The WP pin when tied low prevents any write operations within the device. SCL: Serial Clock The CAT5140 serial clock input pin is used to clock all data transfers into or out of the device. SDA: Serial Data The CAT5140 bidirectional serial data pin is used to transfer data into and out of the device ...

Page 3

Table 5. POTENTIOMETER CHARACTERISTICS Parameter Potentiometer Resistance ‘−50’ Potentiometer Resistance ‘−00’ Potentiometer Resistance Tolerance Power Rating Wiper Current Wiper Resistance Integral Non−Linearity Differential Non−Linearity Integral Non−Linearity Differential Non−Linearity Voltage Resolution Zero Scale Error Full ...

Page 4

Table 7. CAPACITANCE (T = 25° 1.0 MHz Test Input/Output Capacitance (SDA) Input Capacitance (SCL, WP) Table 8. POWER UP TIMING (Notes 8 and 9) Parameter Power−up to Read Operation Power−up to Write Operation 8. This ...

Page 5

SCL SDA Start Condition LOW SCL t SU:STA t HD:STA SDA IN SDA OUT SCL from Master Data Output from Transmitter Data Output from Receiver Start Start SCL SDA IN t SU:WP WP Figure 2. Start and ...

Page 6

... START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8−bit byte. When the CAT5140 READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT5140 will continue to transmit data ...

Page 7

... NoACK. Address 7: RESERVED The user should not read or write to this address. CAT5140 will respond with NoACK and it will take no action. Address 07h can be accessed only in a sequential read and its content is FFh. Address 6−2: Non−Volatile General Purpose Memory (I/O) 8− ...

Page 8

... Address 1: Device ID (Read Only) Bit 7 defines the DPP device manufacturer; Catalyst/On Semiconductor = high (1) Bit 7 6 Name writing to address 1 has no effect. Attempts will return an ACK but no data will be written. Address 0: IVR/WR Register (I/O) Address 00h accesses one of two memory registers: the initial value register (IVR) or the wiper register (WR) depending upon the value of bit 7 in Access Control Register (ACR) which is at address 08h, above. WR controls the wiper’ ...

Page 9

Single write to either a volatile or non−volatile register. Note that Bit 7 of ACR determines which memory type is being written. Table 15. SINGLE WRITE (1) (2) Start Slave 0 Address R/W A single write to either a volatile ...

Page 10

E E1 TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-187. PACKAGE DIMENSIONS MSOP 8, 3x3 CASE 846AD−01 ISSUE O SYMBOL MIN A A1 ...

Page 11

... N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 11 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative CAT5140/D ...

Related keywords