pca85134 NXP Semiconductors, pca85134 Datasheet
pca85134
Available stocks
Related parts for pca85134
pca85134 Summary of contents
Page 1
... Automotive LCD segment driver for multiplex rates up to 1:4 Rev. 1 — 28 July 2011 1. General description The PCA85134 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) multiplexed LCD containing up to four backplanes and segments. It can be easily cascaded for larger LCD applications. The PCA85134 is compatible with most ...
Page 2
... NXP Semiconductors 3. Ordering information Table 1. Type number PCA85134H/Q900/1 LQFP80 plastic low profile quad flat package; 4. Marking Table 2. Type number PCA85134H/Q900/1 5. Block diagram V LCD LCD BIAS GENERATOR V SS CLK CLOCK SELECT AND TIMING SYNC OSC OSCILLATOR SCL INPUT FILTERS SDA Fig 1. Block diagram of PCA85134 ...
Page 3
... PCA85134H Top view. For mechanical details, see Pin configuration for SOT315-1 (PCA85134H) All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Figure 24. 60 S10 ...
Page 4
... All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Description LCD segment output LCD backplane output not connected; do not connect and do not use as feed through 2 I C-bus serial data input and output ...
Page 5
... LCD segment or dot matrix displays (see can directly drive any static or multiplexed LCD containing up to four backplanes and segments. The display configurations possible with the PCA85134 depend on the required number of active backplane outputs. A selection of display configurations is given in All of the display configurations given in as shown in Fig 3 ...
Page 6
... The internal oscillator is selected by connecting pin OSC to V power supplies (pins V 7.1 Power-On Reset (POR) At power-on the PCA85134 resets to the following starting conditions: • All backplane and segment outputs are set to V • The selected drive mode is: 1:4 multiplex with • ...
Page 7
... V LCD 2 on(RMS) All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Table off RMS on RMS ------------------------ - ----------------------- - V V LCD LCD 0 1 0.354 0.791 0.333 0.745 ...
Page 8
... RMS off RMS --------------------- - 2.309V = off RMS 3 1 when ⁄ bias is used. 3 are dependent on the LCD liquid used. The voltage. LCD PCA85134 (3) LCD ), see th(on) (4) (5) © NXP B.V. 2011. All rights reserved ...
Page 9
... Product data sheet Automotive LCD segment driver for low multiplex rates 100 % OFF SEGMENT Electro-optical characteristic: relative transmission curve of the liquid All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 V [V] V RMS th(off) th(on) GREY ON SEGMENT SEGMENT 013aaa494 © ...
Page 10
... V ( (t). state2 ( BP0 off(RMS) Static drive mode waveforms All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Figure T fr LCD segments state 1 state 2 (on) (off) 013aaa207 © NXP B.V. 2011. All rights reserved ...
Page 11
... NXP Semiconductors 7.4.2 1:2 Multiplex drive mode When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCA85134 allows the use of Figure 8. Fig 7. PCA85134 Product data sheet Automotive LCD segment driver for low multiplex rates 1 ⁄ bias LCD V /2 BP0 ...
Page 12
... V (t). state2 Sn BP1 V = 0.333V . off(RMS) LCD Waveforms for the 1:2 multiplex drive mode with All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 T fr LCD segments state 1 state 2 (a) Waveforms at driver. (b) Resultant waveforms 013aaa209 at LCD segment. 1 ⁄ bias 3 © ...
Page 13
... V (t). state2 Sn BP1 V = 0.333V . off(RMS) LCD Waveforms for the 1:3 multiplex drive mode with All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 T fr LCD segments state 1 state 2 (a) Waveforms at driver. (b) Resultant waveforms 013aaa210 at LCD segment. 1 ⁄ bias 3 © ...
Page 14
... LCD (t) ( (t). state2 Sn BP1 V = 0.333V . off(RMS) LCD All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 T fr state 1 state 2 013aaa211 at LCD segment. 1 ⁄ bias 3 LCD segments © NXP B.V. 2011. All rights reserved ...
Page 15
... NXP Semiconductors 7.5 Oscillator The internal logic and the LCD drive signals of the PCA85134 are timed by the frequency equals either the built-in oscillator frequency f clk f . The clock frequency f clk(ext) 7.5.1 Internal clock The internal oscillator is enabled by connecting pin OSC to pin V output from pin CLK is the clock signal for any cascaded PCA85134 in the system. ...
Page 16
... The display RAM bit map shows the direct relationship between the display RAM addresses and the segment outputs and between the bits in a RAM word and the backplane outputs. All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 ) of the corresponding LCD element. Similarly For more information on V on(RMS) ...
Page 17
LCD segments LCD backplanes S a n+2 BP0 n+3 n+1 static n+5 n n+6 BP0 1 ...
Page 18
... NXP Semiconductors When display data is transmitted to the PCA85134, the display bytes received are stored in the display RAM in accordance with the selected LCD multiplex drive mode. The data is stored as it arrives and depending on the current multiplex drive mode, data is stored singularly, in pairs, triples, or quadruples. To illustrate the filling order, an example of a 7-segment display showing all drive modes is given in organization depicted applies equally to other LCD types ...
Page 19
... Next the load-data-pointer command is sent to select the preferred display RAM address of the second PCA85134. This last step is very important because during writing data to the first PCA85134, the data pointer of the second PCA85134 is incremented. In addition, the hardware subaddress should not be changed while the device is being accessed on the I 7 ...
Page 20
... The PCA85134 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the bank-select command may request the contents of row selected for display instead of the contents of row 0. In the 1:2 multiplex mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1 ...
Page 21
... The entire display can blink at a frequency other than the nominal blink frequency. This can be effectively performed by resetting and setting the display enable bit E at the required rate using the mode-set command (see 7.12 Command decoder The command decoder identifies command bytes that arrive on the I commands available to the PCA85134 are defined in Table 10. Command Bit mode-set ...
Page 22
... P[6:0] 0000000 0111011 Device-select command bit description 18. Symbol Value - 11100 [1] A[2:0] 000 to 111 All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Description fixed value display status [2] disabled (blank) enable [3] LCD bias configuration 1 ⁄ bias 3 1 ⁄ bias 2 LCD drive mode selection static ...
Page 23
... For the blink frequencies, see 7.13 Display controller The display controller executes the commands identified by the command decoder. It contains the status registers of the PCA85134 and coordinates their effects. The display controller is also responsible for loading display data into the display RAM in the correct filling order. ...
Page 24
... Automotive LCD segment driver for low multiplex rates 2 C-bus SDA SCL data line stable; data valid S START condition All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Figure 13. change of data allowed mba607 Figure 14. P STOP condition © NXP B.V. 2011. All rights reserved. ...
Page 25
... C-bus is illustrated in data output by transmitter data output by receiver SCL from 1 master S START condition 2 C-bus All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 SLAVE MASTER TRANSMITTER/ TRANSMITTER RECEIVER Figure 16. not acknowledge acknowledge 2 8 clock pulse for acknowledgement MASTER ...
Page 26
... Bit The PCA85134 is a write-only device and does not respond to a read access, therefore bit 0 should always be logic 0. Bit 1 of the slave address byte, that a PCA85134 will respond to, is defined by the level tied to its SA0 input (V Having two reserved slave addresses allows the following on the same I • ...
Page 27
... The command bytes and control bytes are also acknowledged by all addressed PCA85134 connected to the bus. The display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated ...
Page 28
... NXP Semiconductors The acknowledgement, after each byte, is made only by the A0, A1, and A2 addressed PCA85134. After the last display byte, the I Alternatively a START may be issued to RESTART I 9. Internal circuitry Fig 19. Device protection diagram PCA85134 Product data sheet Automotive LCD segment driver for low multiplex rates 2 C-bus master issues a STOP condition (P) ...
Page 29
... CDM latch-up current storage temperature ambient temperature operating device Ref. 8 “JESD78” All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 ) is off, or vice versa. This may cause unwanted DD and V must be applied or removed together. LCD DD [1] Min Max ...
Page 30
... V voltage on pin resistance on pin S S [1] LCD outputs are open-circuit; inputs at V [2] Not tested, design specification only. 2 [3] The I C-bus interface of PCA85134 tolerant. [ backplane capacitance. bpl [5] Measured on sample basis only. [ segment capacitance. sgm PCA85134 Product data sheet Automotive LCD segment driver for low multiplex rates ...
Page 31
... Conditions LCD = 400 kHz SCL f = 100 kHz SCL . All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 +95 C; unless otherwise specified. Min Typ [1] 1440 1970 800 - 130 - 130 - - ...
Page 32
... Automotive LCD segment driver for low multiplex rates clk t clk(H) CLK SYNC t PD(SYNC_N BUF LOW t HD;STA 2 C-bus timing waveforms All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 t clk(L) t PD(SYNC_N) t SYNC_NL t PD(drv HD;DAT t HIGH t SU;STA ...
Page 33
... NXP Semiconductors 13. Application information 13.1 Cascaded operation Large display configurations PCA85134 can be recognized on the same 2 I C-bus by using the 3-bit hardware subaddress (A0, A1, and A2) and the programmable 2 I C-bus slave address (SA0). Table 21. Cluster 1 2 When cascaded PCA85134 are synchronized, they can share the backplane signals from one of the devices in the cascade ...
Page 34
... A PCA85134 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. If synchronization in the cascade is lost restored by the first PCA85134 to assert SYNC. The timing relationship between the backplane waveforms and the SYNC signal for the various drive modes of the PCA85134 are shown in The contact resistance between the SYNC on each cascaded device must be controlled ...
Page 35
... Fig 23. Synchronization of the cascade for various PCA85134 drive modes In a cascaded configuration, only one PCA85134 master must be used as clock source. All other PCA85134 in the cascade must be configured as slave such that they receive the clock from the master. PCA85134 Product data sheet ...
Page 36
... OSC connected to V ensured that the clock tree is designed such that on all PCA85134 the clock propagation delay from the clock source to all PCA85134 in the cascade is as equal as possible since otherwise synchronization artifacts may occur. ...
Page 37
... scale (1) ( 0.27 0.18 12.1 12.1 14.15 14.15 0.5 0.13 0.12 11.9 11.9 13.85 13.85 REFERENCES JEDEC JEITA MS-026 All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 detail 0.75 1.45 1 0.2 0.15 0.1 0.30 1.05 EUROPEAN PROJECTION SOT315 θ ...
Page 38
... Inspection and repair • Lead-free soldering versus SnPb soldering PCA85134 Product data sheet Automotive LCD segment driver for low multiplex rates All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 © NXP B.V. 2011. All rights reserved ...
Page 39
... Package reflow temperature (C) 3 Volume (mm ) < 350 260 260 250 Figure 25. All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 Figure 25) than a SnPb process, thus 350 220 220 350 to 2000 > 2000 260 260 250 245 245 245 © ...
Page 40
... MSL limit, damage level temperature minimum peak temperature = minimum soldering temperature MSL: Moisture Sensitivity Level All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 peak temperature time 001aac844 © NXP B.V. 2011. All rights reserved ...
Page 41
... Moisture Sensitivity Level Power-On Reset Resistance-Capacitance Random Access Memory Root Mean Square Real-Time Clock Serial CLock line Serial DAta line Surface-Mount Device All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 © NXP B.V. 2011. All rights reserved ...
Page 42
... SNV-FA-01-02 — Marking Formats Integrated Circuits [12] UM10204 — I 20. Revision history Table 26. Revision history Document ID Release date PCA85134 v.1 20110728 PCA85134 Product data sheet Automotive LCD segment driver for low multiplex rates 2 C-bus specification and user manual Data sheet status Product data sheet All information provided in this document is subject to legal disclaimers ...
Page 43
... All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 © NXP B.V. 2011. All rights reserved ...
Page 44
... Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 July 2011 PCA85134 © NXP B.V. 2011. All rights reserved ...
Page 45
... Package outline Handling information . . . . . . . . . . . . . . . . . . . 38 Soldering of SMD packages . . . . . . . . . . . . . . 38 Introduction to soldering Wave and reflow soldering Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 39 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 39 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 41 References Revision history . . . . . . . . . . . . . . . . . . . . . . . 42 Legal information . . . . . . . . . . . . . . . . . . . . . . 43 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 43 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Contact information . . . . . . . . . . . . . . . . . . . . 44 Contents Date of release: 28 July 2011 Document identifier: PCA85134 All rights reserved. ...