74lvq174 STMicroelectronics, 74lvq174 Datasheet

no-image

74lvq174

Manufacturer Part Number
74lvq174
Description
Hex D-type Flip Flop With Clear
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVQ174
Manufacturer:
ST
0
Part Number:
74lvq174TTR
Manufacturer:
ST
0
DESCRIPTION
The 74LVQ174 is a low voltage CMOS HEX
D-TYPE
INVERTING fabricated with sub-micron silicon
gate and double-layer metal wiring C
Figure 1: Pin Connection And IEC Logic Symbols
July 2004
HIGH SPEED:
f
COMPATIBLE WITH TTL OUTPUTS
LOW POWER DISSIPATION:
I
LOW NOISE:
V
75 TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|I
PCI BUS LEVELS GUARANTEED AT 24 mA
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 174
IMPROVED LATCH-UP IMMUNITY
MAX
CC
PLH
OH
OLP
CC
= 4 A (MAX.) at T
| = I
(OPR) = 2V to 3.6V (1.2V Data Retention)
= 150 MHz (TYP.) at V
= 0.3V (TYP.) at V
t
PHL
FLIP
OL
= 12mA (MIN) at V
FLOP
A
WITH
=25°C
CC
= 3.3V
CC
CC
= 3.3 V
CLEAR
= 3.0 V
HEX D-TYPE FLIP FLOP WITH CLEAR
2
MOS
NON
Table 1: Order Codes
technology. It is ideal for low power and low noise
3.3V applications.
Information signals applied to D inputs are
transferred to the Q outputs on the positive going
edge of the CLK pulse.
When the CLR input is held low, the Q outputs are
held low independently of the other inputs.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PACKAGE
TSSOP
SOP
SOP
74LVQ174
Rev. 5
74LVQ174MTR
74LVQ174TTR
TSSOP
T & R
1/13

Related parts for 74lvq174

74lvq174 Summary of contents

Page 1

... V (OPR 3.6V (1.2V Data Retention) CC PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 174 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74LVQ174 is a low voltage CMOS HEX D-TYPE FLIP FLOP WITH INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C Figure 1: Pin Connection And IEC Logic Symbols ...

Page 2

... Figure 2: Input And Output Equivalent Circuit Table 3: Truth Table INPUTS CLR Don’t Care Figure 3: Logic Diagram This logic diagram has not to be used to estimate propagation delays 2/13 Table 2: Pin Description PIN N° 10, 12 11, 13, 14 ...

Page 3

... -55 to 125 Value = 25°C -40 to 85°C -55 to 125°C A Typ. Max. Min. Max. Min. 2.0 2.0 0.8 0.8 2.99 2.9 2.9 2.48 2.48 2.2 2.2 0.002 0.1 0.1 0 0.36 0.44 0.55 0 -25 -25 74LVQ174 Unit °C °C Unit °C ns/V Unit Max 0.1 0. 3/13 ...

Page 4

... Table 7: Dynamic Switching Characteristics Symbol Parameter V Dynamic Low OLP Voltage Quiet V OLV Output (note Dynamic High IHD Voltage Input (note Dynamic Low ILD Voltage Input (note Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. ...

Page 5

... R = 500 or equivalent pulse generator (typically OUT Test Condition (V) Min. 3 10MHz 3.3 IN Value = 25°C -40 to 85°C -55 to 125°C A Typ. Max. Min. Max. Min CC(opr 74LVQ174 Unit Max (per flip IN CC 5/13 ...

Page 6

... Figure 5: Waveform - Propagation Delays, Setup And Hold Times, Clock Pulse Width (f=1MHz; 50% duty cycle) Figure 6: Waveform - Propagation Delays (f=1MHz; 50% duty cycle) 6/13 ...

Page 7

... Figure 7: Waveform - Recovery Time, Clear Pulse Width (f=1MHz; 50% duty cycle) 74LVQ174 7/13 ...

Page 8

... DIM. MIN 0 0. 9 3.8 G 4 8/13 SO-16 MECHANICAL DATA mm. TYP MAX. 1.75 0.25 1.64 0.46 0.25 0.5 45° (typ.) 10 6.2 1.27 8.89 4.0 5.3 1.27 0.62 8° (max.) inch MIN. TYP. 0.004 0.013 0.007 0.019 0.385 0.228 0.050 0.350 0.149 0.181 0.019 0016020D MAX. 0.068 0.010 0.063 0.018 0.010 ...

Page 9

... PIN 1 IDENTIFICATION 1 mm. TYP MAX. 1.2 0.15 1 1.05 0.30 0.20 5 5.1 6.4 6.6 4.4 4.48 0.65 BSC 8˚ 0.60 0. 74LVQ174 inch MIN. TYP. 0.002 0.004 0.031 0.039 0.007 0.004 0.0079 0.193 0.197 0.244 0.252 0.169 0.173 0.0256 BSC 0˚ 0.018 0.024 0080338D MAX. 0.047 0.006 0.041 0.012 ...

Page 10

... DIM. MIN 12 6.45 Bo 10.3 Ko 2.1 Po 3.9 P 7.9 10/13 Tape & Reel SO-16 MECHANICAL DATA mm. TYP MAX. 330 13.2 22.4 6.65 10.5 2.3 4.1 8.1 inch MIN. TYP. 12.992 0.504 0.795 2.362 0.254 0.406 0.082 0.153 0.311 MAX. 0.519 0.882 0.262 0.414 0.090 0.161 0.319 ...

Page 11

... Tape & Reel TSSOP16 MECHANICAL DATA DIM. MIN 12 6.7 Bo 5.3 Ko 1.6 Po 3.9 P 7.9 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 6.9 0.264 5.5 0.209 1.8 0.063 4.1 0.153 8.1 0.311 74LVQ174 inch MIN. TYP. MAX. 12.992 0.519 0.882 0.272 0.217 0.071 0.161 0.319 11/13 ...

Page 12

... Table 10: Revision History Date Revision 29-Jul-2004 5 12/13 Description of Changes Ordering Codes Revision - pag. 1. ...

Page 13

... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies www.st.com 74LVQ174 13/13 ...

Related keywords