74lvc109db NXP Semiconductors, 74lvc109db Datasheet

Page 1

DATA SHEET 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 1998 Apr 28 INTEGRATED CIRCUITS 2004 Mar 18 ...

Page 2

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger FEATURES 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V CMOS low power consumption Direct interface with TTL levels ...

Page 3

... LOW-to-HIGH CP transition don’t care; = LOW-to-HIGH CP transition. ORDERING INFORMATION TYPE NUMBER TEMPERATURE RANGE 74LVC109D 40 to +125 C 74LVC109DB 40 to +125 C 74LVC109PW 40 to +125 C 2004 Mar 18 INPUT nSD nRD nCP L ...

Page 4

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger PINNING PIN SYMBOL 1 1RD 1CP 5 1SD GND 2SD 12 2CP 13 2K ...

Page 5

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger 5 11 handbook, halfpage (a) Fig.3 IEC logic symbol. handbook, full pagewidth K J ...

Page 6

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER V supply voltage CC V input voltage I V output voltage O T ambient temperature amb input rise and fall times ...

Page 7

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger DC CHARACTERISTICS At recommended operating conditions; voltages are referenced to GND (ground = 0 V). SYMBOL PARAMETER note 1 amb V HIGH-level input ...

Page 8

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger SYMBOL PARAMETER 125 C amb V HIGH-level input IH voltage V LOW-level input IL voltage V HIGH-level output OH voltage V LOW-level output OL voltage ...

Page 9

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger AC CHARACTERISTICS GND = 2 SYMBOL PARAMETER note 1 ...

Page 10

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger SYMBOL PARAMETER 125 C amb t /t propagation delay nCP to nQ and PHL PLH nCP propagation delay nSD to nQ and ...

Page 11

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger AC WAVEFORMS handbook, full pagewidth nJ, nK input nCP input nQ output nQ output ...

Page 12

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger handbook, full pagewidth nCP input nSD input nRD input nQ output nQ output < ...

Page 13

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger 1 2.7 V 2.7 V 3.0 to 3.6 V 2.7 V Note 1. The circuit performs better when R Definitions for test ...

Page 14

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger PACKAGE OUTLINES SO16: plastic small outline package; 16 leads; body width 3 pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm ...

Page 15

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger SSOP16: plastic shrink small outline package; 16 leads; body width 5 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT A ...

Page 16

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT A ...

Page 17

Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger DATA SHEET STATUS DATA SHEET PRODUCT LEVEL (1) STATUS STATUS I Objective data Development II Preliminary data Qualification III Product data Production Notes 1. Please consult the most recently ...

Page 18

Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2004 All rights are reserved. Reproduction in whole or in part is prohibited ...