sg2567rdr212452ia ETC-unknow, sg2567rdr212452ia Datasheet - Page 4

• Manufacturer Part Number: sg2567rdr212452ia
• Description: Dram Module Ddr2 Sdram 2gbyte 240rdimm
• Manufacturer: ETC-unknow

DDR2 240-pin DIMM Pin List (Contd.)
Pin Description Table
Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:[phone] • Fax:[phone] • E-mail: [e-mail]
Europe: 5 Kelvin Park South, Kelvin South, East Kilbride, G75 ORH, United Kingdom • Tel: [phone] • Fax: [phone]
Asia/Pacific: Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: [phone] • Fax: [phone]
Pin
No.
21
22
23
24
25
26
27
28
29
30
Symbol
CK0
CK0#
ODT0, ODT1
CKE0, CKE1
CS0#, CS1#
RAS#, CAS#,
WE#
BA0, BA1
Pin
Name
DQ10
DQ11
V
DQ16
DQ17
V
DQS2#
DQS2
V
DQ18
SS
SS
SS
Pin
No.
51
52
53
54
55
56
57
58
59
60
Type
Input
Input
Input
Input
Input
Input
Input
Pin
Name
V
CKE0
V
BA2 (NC)
ERR_OUT# 85
V
A11
A7
V
A5
DDQ
DD
DDQ
DD
Polarity
Positive
Edge
Negative
Edge
Active High
Active High
Active Low
Active Low
-
Pin
No.
81
82
83
84
86
87
88
89
90
Pin
Name
DQ33
V
DQS4#
DQS4
V
DQ34
DQ35
V
DQ40
DQ41
SS
SS
SS
Function
Positive line of the differential pair of system clock inputs. (All DDR2 SDRAM address and
control inputs are sampled on the rising edge of their associated clocks. Output data is ref-
erenced at the crossings of the clocks.)
Negative line of the differential pair of system clock inputs.
On-Die Termination: ODT when high enables termination resistance internal to the DDR2
SDRAM. When enabled, ODT is only applied to each of the following pins: DQ, DQS, and
DM. The ODT input will be ignored if disabled in Extended Mode Register (EMRS).
Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal when low.
By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh
mode.
Enables the associated DDR2 SDRAM command decoder when low and disables decoder
when high. When decoder is disabled, new commands are ignored but previous operations
continue.
When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the
operations to be executed by the SDRAM.
Bank Address define to which bank an Activate, Read, Write or Precharge command is
being applied. Bank address also determines if the Mode Register or Extended Mode Reg-
ister is to be accessed during a MRS or EMRS cycle.
Pin
No.
111 DQ57
112 V
113 DQS7#
114 DQS7
115 V
116 DQ58
117 DQ59
118 V
119 SDA
120 SCL
Pin
Name
SS
SS
SS
Pin
No.
141 DQ15
142 V
143 DQ20
144 DQ21
145 V
146 DQS11
147 DQS11#
148 V
149 DQ22
150 DQ23
Pin
Name
SS
SS
SS
SG2567RDR212452UU
Pin
No.
171 CKE1
172 V
173 A15 (NC)
174 A14 (NC)
175 V
176 A12
177 A9
178 V
179 A8
180 A6
Pin
Name
DD
DDQ
DD
Pin
No.
201 V
202 DQS13
203 DQS13#
204 V
205 DQ38
206 DQ39
207 V
208 DQ44
209 DQ45
210 V
Pin
Name
SS
SS
SS
SS
July 31, 2007
Pin
No.
231 V
232 DQS16
233 DQS16#
234 V
235 DQ62
236 DQ63
237 V
238 V
239 SA0
240 SA1
Pin
Name
SS
SS
SS
DDSPD
4