IDT72V225L10PF IDT, Integrated Device Technology Inc, IDT72V225L10PF Datasheet - Page 20

no-image

IDT72V225L10PF

Manufacturer Part Number
IDT72V225L10PF
Description
IC FIFO SYNC 1024X18 10NS 64TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet

Specifications of IDT72V225L10PF

Function
Synchronous
Memory Size
18.4K (1K x 18)
Access Time
10ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Rate
-
Other names
72V225L10PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V225L10PF
Manufacturer:
IDT
Quantity:
2
Part Number:
IDT72V225L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V225L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V225L10PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V225L10PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. t
2. LD = HIGH.
3. Select this mode by setting (FL, RXI, WXI) = (0,1,0) or (1,1,0) during Reset.
NOTES:
1. t
2. LD = HIGH.
3. Select this mode by setting (FL, RXI, WXI) = (0,1,0) or (1,1,0) during Reset.
Q
D
IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
D
WCLK
RCLK
WCLK
0
0
0
WEN
edge of RCLK and the rising edge of WCLK is less than tSKEW1, then the FF deassertion time may be delayed an extra WCLK cycle.
edge of RCLK and the rising edge of WCLK is less than t
RCLK
REN
SKEW1
SKEW1
WEN
-
- Q
- D
REN
D
FF
OE
FF
17
17
17
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH after one WCLK cycle plus t
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH after one WCLK cycle plus t
LOW
DATA IN OUTPUT REGISTER
t
ENS
NO WRITE
t
SKEW1
1
Figure 25. Write Cycle Timing with Double Register-Buffered FF FF FF FF FF (IDT Standard Mode)
t
(1)
SKEW1
t
CLKH
Figure 24. Double Register-Buffered Full Flag Timing (IDT Standard Mode)
t
ENH
(1)
t
A
1
t
CLK
t
SKEW1
CLKL
. then the FF deassertion may be delayed an extra WCLK cycle.
2
t
WFF
2
t
DS
t
WFF
20
TM
Wd
t
WFF
DATA READ
DATA IN VALID
t
ENS
t
DS
t
ENS
NO WRITE
t
SKEW1
t
ENH
(1)
t
t
ENH
DH
t
A
t
1
WFF
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
WFF
RFF
NO OPERATION
. If the time between the rising
. If the time between the rising
OCTOBER 22, 2008
NEXT DATA READ
DATA WRITE
2
t
WFF
4294 drw 25
4294 drw 24
t
DS

Related parts for IDT72V225L10PF