TDA9965 Philips Semiconductors, TDA9965 Datasheet - Page 11

no-image

TDA9965

Manufacturer Part Number
TDA9965
Description
30 Msps analog-to-digital interface for CCD cameras
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA9965
Manufacturer:
PHI
Quantity:
260
Part Number:
TDA9965AHL/C3,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA9965AHL/C3,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA9965HL
Manufacturer:
PHILIPS
Quantity:
1 311
Part Number:
TDA9965HL/C3
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
TDA9965HL/C3
Manufacturer:
NXP
Quantity:
250
Part Number:
TDA9965HL/C3,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA9965HL/C3,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
www.DataSheet4U.com
Philips Semiconductors
Table 1 Serial interface programming
Notes
1. PGA gain register must always be refreshed after clamp code register content has been changed.
2. When pin CLPADC = HIGH (SD1 = 1; serial interface), the ADC input is clamped to the voltage level of V
When the power supplies increase from zero to V
Table 2 Standby selection
Note
1. In case an external regulator is used, it has to be switched off in standby mode in order to avoid an extra power
2004 Jul 05
Cut-off frequency of the CTH circuit is set to: code f
PGA gain control is set to: code G
Clamp code of the ADC is set to: code ADC
SHP and SHD sample on HIGH level; CLKADC activated with rising edge
CLPOB and CLPADC activated on HIGH level.
12-bit, 5.0 V, 30 Msps analog-to-digital
interface for CCD cameras
is connected to ground via a capacitor.
consumption of the TDA9965.
A1
0
0
1
1
ADDRESS BITS
PIN STDBY
HIGH
LOW
A0
0
1
0
1
PGA
clamp reference of ADC (SD0 to SD9), note 1
cut-off frequency of CTH (SD0 to SD3)
PGA gain control (SD0 to SD9)
edge control for pulses SHP, SHD, CLPOB, CLPADC and CLKADC (note 2):
= 0
SD0 = 1, SHP and SHD sample on LOW level
SD1 = 1, CLPADC and CLPOB activated on HIGH level
SD2 = 1, CLKADC activated with rising edge
CLP
DATA BITS SD9 to SD0
CC
= 0
, the init-on-power block initializes the circuit as follows:
co(CTH)
logic 0
active
11
= 0
SDATA BITS SD0 to SD9
4 mA (typical); note 1
84 mA (typical)
I
CCA
Product specification
+ I
CCD
TDA9965
ref
. Pin V
ref

Related parts for TDA9965