74ACT520SC Fairchild Semiconductor, 74ACT520SC Datasheet

no-image

74ACT520SC

Manufacturer Part Number
74ACT520SC
Description
IC COMPARATOR IDENTITY 8B 20SOIC
Manufacturer
Fairchild Semiconductor
Series
74ACTr
Type
Identity Comparatorr
Datasheets

Specifications of 74ACT520SC

Number Of Bits
8
Delay Time - Propagation
6ns
Current - Supply
2.3mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Logic Family
ACT
Technology
CMOS
High Level Output Current
-24mA
Low Level Output Current
24mA
Output Function
A=B
Package Type
SOIC
Mounting
Surface Mount
Pin Count
20
Polarity
Inverting
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ACT520SC
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 1999 Fairchild Semiconductor Corporation
74AC520 • 74ACT520
8-Bit Identity Comparator
General Description
The AC/ACT520 are expandable 8-bit comparators. They
compare two words of up to eight bits each and provide a
LOW output when the two words match bit for bit. The
expansion input I
input.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
FACT
Order Number
74AC520SC
74AC520PC
74ACT520SC
74ACT520SJ
74ACT520PC
is a trademark of Fairchild Semiconductor Corporation.
A
Package Number
B
also serves as an active LOW enable
IEEE/IEC
M20B
M20B
M20D
N20A
N20A
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
DS010194
Features
Connection Diagram
Pin Descriptions
Compares two 8-bit words in 6.5 ns typ
Expandable to any word length
20-pin package
Outputs source/sink 24 mA
ACT520 has TTL-compatible inputs
A
B
T
O
Pin Names
Package Description
A
0
0
A
–A
–B
B
B
7
7
Word A Inputs
Word B Inputs
Expansion or Enable Input
Identity Output
February 1989
Revised November 1999
Description
www.fairchildsemi.com

Related parts for 74ACT520SC

74ACT520SC Summary of contents

Page 1

... M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body 74AC520PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide 74ACT520SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body 74ACT520SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5 ...

Page 2

Truth Table Inputs (Note (Note HIGH Voltage Level L LOW Voltage Level Note ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 4

DC Electrical Characteristics for ACT V CC Symbol Parameter (V) V Minimum HIGH Level 4.5 IH Input Voltage 5.5 V Maximum LOW Level 4.5 IL Input Voltage 5.5 V Minimum HIGH Level 4.5 OH Output Voltage 5.5 4.5 5.5 V ...

Page 5

AC Electrical Characteristics for AC Symbol Parameter t Propagation Delay PLH Propagation Delay PHL Propagation Delay PLH ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body www.fairchildsemi.com Package Number M20B 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords