IDT5V9885 Integrated Device Technology, Inc., IDT5V9885 Datasheet

no-image

IDT5V9885

Manufacturer Part Number
IDT5V9885
Description
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5V9885A-003PF1
Manufacturer:
IDT
Quantity:
218
Part Number:
IDT5V9885A-003PFI
Manufacturer:
IDT
Quantity:
184
Part Number:
IDT5V9885B-003PFI
Manufacturer:
IDT
Quantity:
2 351
Part Number:
IDT5V9885B-003PFI8
Manufacturer:
IDT
Quantity:
107
Part Number:
IDT5V9885B-006NLGI
Manufacturer:
MOTOROLA
Quantity:
4 601
Part Number:
IDT5V9885BNLGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BNLGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFGI
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT5V9885BPFGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
FEATURES:
• Three internal PLLs
• Internal non-volatile EEPROM
• JTAG and FAST mode I
• Input Frequency Ranges: 1MHz to 400MHz
• Output Frequency Ranges: 4.9kHz to 500MHz
• Reference Crystal Input with programmable oscillator gain and
• Each PLL has an 8-bit pre-scaler and a 12-bit feedback-divider
• 10-bit post-divider blocks
• Fractional Dividers
• Two of the PLLs support Spread Spectrum Generation
• I/O Standards:
• Programmable Slew Rate Control
• Programmable Loop Bandwidth Settings
• Programmable output inversion to reduce bimodal jitter
• Redundant clock inputs with glitchless auto and manual
• JTAG Boundary Scan
• Individual output enable/disable
• Power-down mode
• 3.3V V
• Available in TQFP and VFQFPN packages
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
c
IDT5V9885
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
programmable linear load capacitance
− Crystal Frequency Range: 8MHz to 50MHz
capability
− Outputs - 3.3V LVTTL/ LVCMOS, LVPECL, and LVDS
− Inputs - 3.3V LVTTL/ LVCMOS
switchover options
2007
DD
Integrated Device Technology, Inc.
2
C serial interfaces
3.3V EEPROM
PROGRAMMABLE CLOCK
GENERATOR
1
DESCRIPTION:
performance data-communications, telecommunications, consumer, and
networking applications. There are three internal PLLs, each individually
programmable, allowing for three unique non-integer-related frequencies.
The frequencies are generated from a single reference clock. The
reference clock can come from one of the two redundant clock inputs. A
glitchless automatic or manual switchover function allows any one of the
redundant clocks to be selected during normal operation.
interfaces. The programming interface enables the device to be pro-
grammed when it is in normal operation or what is commonly known as in-
system programmable. An internal EEPROM allows the user to save and
restore the configuration of the device without having to reprogram it on
power-up. JTAG boundary scan is also implemented.
divider. This allows the user to generate three unique non-integer-related
frequencies. The PLL loop bandwidth is programmable to allow the user
to tailor the PLL response to the application. For instance, the user can tune
the PLL parameters to minimize jitter generation or to maximize jitter
attenuation. Spread spectrum generation and fractional divides are
allowed on two of the PLLs.
six output banks are configurable to be LVTTL, LVPECL, or LVDS. The
other four output banks are LVTTL. The outputs are connected to the PLLs
via the switch matrix. The switch matrix allows the user to route the PLL
outputs to any output bank. This feature can be used to simplify and optimize
the board layout. In addition, each output's slew rate and enable/disable
function can be programmed.
The IDT5V9885 is a programmable clock generator intended for high
The IDT5V9885 can be programmed through the use of the I
Each of the three PLLs has an 8-bit pre-scaler and a 12-bit feedback
There are 10-bit post dividers on five of the six output banks. Two of the
INDUSTRIAL TEMPERATURE RANGE
OCTOBER 2007
IDT5V9885
DSC 6787/39
2
C or JTAG

Related parts for IDT5V9885

Related keywords