74LVTH16652MTDX Fairchild Semiconductor, 74LVTH16652MTDX Datasheet
74LVTH16652MTDX
Specifications of 74LVTH16652MTDX
Related parts for 74LVTH16652MTDX
74LVTH16652MTDX Summary of contents
Page 1
... Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide 74LVTH16652MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. © 2000 Fairchild Semiconductor Corporation Features Input and output interface capability to systems ...
Page 2
Connection Diagram Truth Table (Note 1) Inputs OEAB OEBA CPAB CPBA SAB ...
Page 3
Logic Diagrams Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays. 3 www.fairchildsemi.com ...
Page 4
Functional Description In the transceiver mode, data present at the HIGH imped- ance port may be stored in either the register or both. The select (SAB , SBA ) controls can multiplex stored and n n real-time. ...
Page 5
Absolute Maximum Ratings Symbol Parameter V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Current Supply Current ...
Page 6
DC Electrical Characteristics Symbol Parameter V Input Clamp Diode Voltage IK V Input HIGH Voltage IH V Input LOW Voltage IL V Output HIGH Voltage OH V Output LOW Voltage OL I Bushold Input Minimum Drive I(HOLD) I Bushold Input ...
Page 7
AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PHL t CPAB or CPBA PLH t Propagation Delay PHL t Data PLH t Propagation Delay PHL t SBA ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide www.fairchildsemi.com Package Number MS56A 8 ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...