MB86064 Fujitsu Media Devices Limited, MB86064 Datasheet - Page 2

• Manufacturer Part Number: MB86064
• Description: Dual 14-bit 1GSa/s DAC
• Manufacturer: Fujitsu Media Devices Limited

Functional Overview
The MB86064 is a high performance Dual 14-bit 1GSa/s DAC. In addition to two DAC cores the
device features a host of features designed to help both system integration and operation. A
functional block diagram is shown in Figure 1. Analog performance at high frequencies is enhanced
by novel current switch and switch driver designs which provide constant data-independent switching
delay, reducing jitter and distortion.
The device requires an input clock at half the DAC conversion rate as each DAC core is clocked on
both edges of the input clock. Each DAC core can be regarded as two interleaved DACs, each
running at half rate. The main reason for adopting this approach is that the switch driver inherently
includes a multiplex function through its two input ports. Compared to a conventional switch driver
this allows twice as long to acquire and convert, though because the two paths share current sources
they match exactly at low frequencies. A characteristic of this architecture is a suppressed image
appearing reflected about Fs(dac)/4 of Fclk-Fsig. Duty cycle error in the input clock will exacerbate
this image, but can be minimised by trimming the differential DC offset at the clock input pins.
The big advantage of this approach compared to a single DAC running at half the rate is much
reduced sinx/x roll off, which gives increased output power and better in-band flatness when
generating high output frequencies (e.g. 200MHz and above). This is illustrated in Figure 2 as line 1.
An alternative approach using a return-to-zero output stage has the same sinx/x roll off (and switch
driver speed) but 6dB lower output power and a large image at Fclk-Fout. See Line 2.
Page 2 of 4
Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before
Loop clock output
Control Interface
Port A data input
Port B data input
Loop clock input
RF Clock input
1.8V LVCMOS
e.g. 500MHz
14-bit LVDS
14-bit LVDS
ordering.The information and circuit diagrams in this document are presented “as is”, no license is granted by implication or otherwise.
LVDS
LVDS
4-wire Serial Control Interface
Figure 1 MB86064 Functional Block Diagram
Production
Waveform
Waveform
(16K Points)
(16K Points)
Memory
Memory
Waveform
Waveform
(16K Points)
(16K Points)
Memory
Memory
A
B
A
B
MB86064 Dual 14-bit 1GSa/s DAC
Copyright © 2004 Fujitsu Microelectronics Europe GmbH
1, 2, 4, 8
1, 2, 4, 8
DAC A
DAC B
October 2004 Version 1.1
EFBGA-120
(14-bit)
(14-bit)
Double-Edge
(1GSa/s)
clocked
FME/MS/DAC80/FL/5085
www.DataSheet4U.com
Clock output 1
LVDS
Clock output 2
LVDS
Analog output A
Analog output B