HMP8116 Intersil Corporation, HMP8116 Datasheet - Page 37

no-image

HMP8116

Manufacturer Part Number
HMP8116
Description
Ntsc/pal Video Decoder
Manufacturer
Intersil Corporation
Datasheet
15-9
NO.
NO.
NO.
NO.
BIT
BIT
BIT
BIT
7-0
7-0
7-0
8
Video
Gain
0.50
0.51
0.52
0.53
0.54
0.55
0.56
0.57
0.58
0.59
0.60
0.61
0.62
0.63
0.64
0.65
0.66
Reserved
Assert BLANK
Output Signal
Negate BLANK
Output Signal
Negate HSYNC
Output Signal
Horizontal Sync De-
tect Window
206/CE
202/CA
197/C5
193/C1
191/BF
187/BB
183/B7
180/B4
178/B2
174/AE
171/AB
169/A9
167/A7
164/A4
161/A1
159/9F
156/9C
FUNCTION
FUNCTION
FUNCTION
FUNCTION
Value
Reg.
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Video
Gain
0.67
0.68
0.69
0.70
0.71
0.72
0.73
0.74
0.75
0.76
0.77
0.78
0.79
0.80
0.81
0.82
0.83
This 1-bit register is cascaded with Start V_Blank Low Register to form a 9-bit
start_vertical_blank register.
This 8-bit register specifies the line number to negate BLANK each field.
For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even
fields. For PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even
fields.
This 8-bit register specifies the horizontal count at which to negate HSYNC each scan
line. Values may range from 0 (0000 0000) to 510 (1111 1111) CLK2 cycles. The leading
edge of HSYNC is count 00
This 8-bit register specifies the width of the window (in 1x clock samples) to look for hor-
izontal sync pulses each line. The window is centered about where the horizontal sync
pulse should be located.
If the horizontal sync pulse falls inside this window, the digital PLL will lock to it. If the hor-
izontal sync pulse falls outside this window, the digital PLL is immediately reset to have
the same timing.
143/8F
141/8D
139/8B
127/7E
206/7D
206/7C
153/99
151/97
150/96
147/93
145/91
137/89
136/88
134/86
132/84
130/82
128/80
Value
Reg.
TABLE 58. VIDEO GAIN REGISTER LOOK-UP TABLE
TABLE 57. HSYNC DETECT WINDOW REGISTER
TABLE 54. START V_BLANK HIGH REGISTER
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
TABLE 55. END V_BLANK REGISTER
Video
TABLE 56. END HSYNC REGISTER
Gain
0.84
0.85
0.86
0.87
0.88
0.89
0.90
0.91
0.92
0.94
0.95
0.96
0.97
0.98
1.00
1.01
1.02
SUB ADDRESS = 34
SUB ADDRESS = 35
SUB ADDRESS = 36
SUB ADDRESS = 37
206/7B
206/6F
206/6E
206/6D
206/6B
206/6A
206/79
206/77
206/76
206/75
206/73
206/72
206/71
206/68
206/67
206/66
206/65
Value
Reg.
HMP8116
H
.
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
37
Video
Gain
1.03
1.04
1.05
1.06
1.07
1.08
1.09
1.10
1.12
1.13
1.14
1.15
1.16
1.18
1.20
1.21
1.22
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
H
H
H
H
206/5D
206/5C
206/5F
206/5E
206/5B
206/5A
206/64
206/63
206/62
206/61
206/60
206/59
206/58
206/57
206/56
206/55
206/54
Value
Reg.
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Video
Gain
1.23
1.25
1.27
1.28
1.30
1.31
1.33
1.34
1.37
1.38
1.40
1.42
1.44
1.46
1.48
1.51
1.52
206/4D
206/4C
206/53
206/52
206/51
206/50
206/4F
206/4E
206/4B
206/4A
206/49
206/48
206/47
206/46
206/45
206/44
206/43
Value
Reg.
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Video
Gain
1.55
1.57
1.59
1.63
1.65
1.67
1.70
1.73
1.76
1.79
1.82
1.86
1.89
1.93
1.97
1.99
206/3D
206/3C
206/42
206/41
206/40
206/3F
206/3E
206/3B
206/3A
206/39
206/38
206/37
206/36
206/35
206/34
206/33
Value
Reg.
0000000
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
RESET
RESET
RESET
RESET
STATE
STATE
STATE
STATE
FF
12
40
1
B
H
H
H
B

Related parts for HMP8116