STF7NK30Z STMicroelectronics, STF7NK30Z Datasheet
STF7NK30Z
Available stocks
Related parts for STF7NK30Z
STF7NK30Z Summary of contents
Page 1
... LIGHTING Table 2: Order Codes SALES TYPE STF7NK30Z STP7NK30Z September 2005 Zener-Protected SuperMESH™MOSFET Figure 1: Package Figure 2: Internal Schematic Diagram MARKING PACKAGE F7NK30Z TO-220FP P7NK30Z TO-220 STP7NK30Z STF7NK30Z - 5A TO-220/TO-220FP TO-220 TO-220FP PACKAGING TUBE TUBE Rev 1/12 ...
Page 2
... STP7NK30Z - STF7NK30Z Table 3: Absolute Maximum ratings Symbol V Drain-source Voltage ( Drain-gate Voltage (R DGR V Gate- source Voltage GS I Drain Current (continuous Drain Current (continuous Drain Current (pulsed Total Dissipation at T TOT Derating Factor V Gate source ESD(HBM-C=100pF, R=1.5K ...
Page 3
... Figure 17 320V 10V GS (see Figure 21) Test Conditions di/dt = 100A/µ 40 150° (see Figure 19) STP7NK30Z - STF7NK30Z Min. Typ. 300 = 125 ° 3.75 0.80 Min. Typ. 2 380 8.5 8 ...
Page 4
... STP7NK30Z - STF7NK30Z Figure 3: Safe Operating Area for TO-220 Figure 4: Safe Operating Area for TO-220FP Figure 5: Output Characteristics 4/12 Figure 6: Thermal Impedance for TO-220 Figure 7: Thermal Impedance for TO-220FP Figure 8: Transfer Characteristics ...
Page 5
... Figure 9: Transconductance Figure 10: Gate Charge vs Gate-source Voltage Figure 11: Normalized Gate Thereshold Volt- age vs Temperature STP7NK30Z - STF7NK30Z Figure 12: Static Drain-source On Resistance Figure 13: Capacitance Variations Figure 14: Normalized BVDSS vs Temperature 5/12 ...
Page 6
... STP7NK30Z - STF7NK30Z Figure 15: Normalized On Resistance vs Tem- peratureS 6/12 Figure 16: Source-Drain Diode Forward Char- acteristics ...
Page 7
... Figure 17: Unclamped Inductive Load Test Cir- cuit Figure 18: Switching Times Test Circuit For Resistive Load Figure 19: Test Circuit For Inductive Load Switching and Diode Recovery Times STP7NK30Z - STF7NK30Z Figure 20: Unclamped Inductive Wafeform Figure 21: Gate Charge Test Circuit 7/12 ...
Page 8
... STP7NK30Z - STF7NK30Z In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK trademark ...
Page 9
... STP7NK30Z - STF7NK30Z inch TYP. MAX. 0.181 0.106 0.108 0.027 0.039 0.067 0.067 0.204 0.106 0.409 0.630 1.204 0.417 0.141 0.645 0.366 0.126 9/12 ...
Page 10
... STP7NK30Z - STF7NK30Z DIM. MIN. A 4.40 b 0.61 b1 1.15 c 0.49 D 15. 2.40 e1 4.95 F 1.23 H1 6. 3.50 L20 L30 øP 3.75 Q 2.65 10/12 TO-220 MECHANICAL DATA mm. TYP MAX. MIN. 4.60 0.173 0.88 0.024 1.70 0.045 0.70 0.019 15.75 0.60 10.40 0.393 2.70 0.094 5.15 0.194 1.32 0.048 6.60 0.244 2.72 0.094 14 0.511 3.93 0.137 16.40 28.90 3.85 0.147 2.95 0.104 inch TYP. MAX. 0.181 0.034 0.066 0.027 ...
Page 11
... Table 10: Revision History Date Revision 10-May-2005 1 05-Sep-2005 2 Description of Changes New stylesheet Inserted Ecopack indication STP7NK30Z - STF7NK30Z 11/12 ...
Page 12
... STP7NK30Z - STF7NK30Z Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...