ST72321AR7 STMicroelectronics, ST72321AR7 Datasheet - Page 189

• Manufacturer Part Number: ST72321AR7
• Description: 8-BIT MCU WITH NESTED INTERRUPTS, FLASH,10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE
• Manufacturer: STMicroelectronics

Specifications of ST72321AR7

• Hdflash Endurance: 100 cycles, data retention
• Clock Sources: crystal/ceramic resonator oscillators, internal RC oscillator, clock security system and bypass for external clock
• Four Power Saving Modes: Halt, Active-Halt,Wait and Slow
• Main Clock Controller With: Real time base, Beep and Clock-out capabilities
• Two 16-bit Timers With: 2 input captures, 2 output compares, external clock input on one timer, PWM and pulse generator modes
• 8-bit Pwm Auto-reload Timer With: 2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector

KNOWN LIMITATIONS (Cont’d)
15.1.7 SCI Wrong Break duration
Description
A single break character is sent by setting and re-
setting the SBK bit in the SCICR2 register. In
some cases, the break character may have a long-
er duration than expected:
- 20 bits instead of 10 bits if M=0
- 22 bits instead of 11 bits if M=1.
In the same way, as long as the SBK bit is set,
break characters are sent to the TDO pin. This
may lead to generate one break more than expect-
ed.
Occurrence
The occurrence of the problem is random and pro-
portional to the baudrate. With a transmit frequen-
cy of 19200 baud (f
BRR=0xC9), the wrong break duration occurrence
is around 1%.
Workaround
If this wrong duration is not compliant with the
communication protocol in the application, soft-
ware can request that an Idle line be generated
before the break character. In this case, the break
duration is always correct assuming the applica-
tion is not doing anything between the idle and the
break. This can be ensured by temporarily disa-
bling interrupts.
The exact sequence is:
- Disable interrupts
- Reset and Set TE (IDLE request)
- Set and Reset SBK (Break Request)
- Re-enable interrupts
15.1.8 16-bit Timer PWM Mode
In PWM mode, the first PWM pulse is missed after
writing the value FFFCh in the OC1R register
(OC1HR, OC1LR). It leads to either full or no PWM
during a period, depending on the OLVL1 and
OLVL2 settings.
15.1.9 TIMD set simultaneously with OC
interrupt
If the 16-bit timer is disabled at the same time the
output compare event occurs then output compare
flag gets locked and cannot be cleared before the
timer is enabled again.
Impact on the application
If output compare interrupt is enabled, then the
output compare flag cannot be cleared in the timer
interrupt routine. Consequently the interrupt serv-
ice routine is called repeatedly.
CPU
=8MHz and SCI-
Workaround
Disable the timer interrupt before disabling the tim-
er. Again while enabling, first enable the timer then
the timer interrupts.
Perform the following to disable the timer:
pare interrupt
Perform the following to enable the timer again:
er
interrupt
15.1.10 I2C Multimaster
In multimaster configurations, if the ST7 I2C re-
ceives a START condition from another I2C mas-
ter after the START bit is set in the I2CCR register
and before the START condition is generated by
the ST7 I2C, it may ignore the START condition
from the other I2C master. In this case, the ST7
master will receive a NACK from the other device.
On reception of the NACK, ST7 can send a re-start
and Slave address to re-initiate communication
15.2 ALL FLASH DEVICES
15.2.1 Internal RC Oscillator with LVD
The internal RC can only be used if LVD is ena-
bled.
15.3 LIMITATIONS SPECIFIC TO REV Q AND
REV S FLASH DEVICES
15.3.1 ADC Accuracy
The improved ADC accuracy specifications given
in
S devices. Their accuracy remains as specified in
the previous datasheet revision and summarized
in the table below.
Symbol
TACR1 or TBCR1 = 0x00h; // Disable the com-
TACSR | or TBCSR | = 0x40; // Disable the timer
TACSR & or TBCSR &= ~0x40; // Enable the tim-
TACR1 or TBCR1 = 0x40; // Enable the compare
|E
|E
Section 12.12.3
|E
|E
|E
O
G
D
T
L
|
|
|
|
|
ST72321Rx ST72321ARx ST72321Jx
Total unadjusted
error
Offset error
Gain Error
Differential linearity
error
Integral linearity er-
ror
Parameter
do not apply to Rev Q and Rev
Typ
0.5
1.5
1.5
4
3
Max
4.5
4.5
4.5
6
5
189/193
Unit
LSB