ADUC7121 Analog Devices, ADUC7121 Datasheet - Page 30

no-image

ADUC7121

Manufacturer Part Number
ADUC7121
Description
Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC7121

Mcu Core
ARM7 TDMI
Mcu Speed (mips)
40
Sram (bytes)
8192Bytes
Gpio Pins
32
Adc # Channels
9

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7121BBCZ
Manufacturer:
AD
Quantity:
416
Part Number:
ADUC7121BBCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC7121BBCZ-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADuC7121
Table 29. ADCCON MMR Bit Designations (Address = 0xFFFF0500, Default Value = 0x00000A00)
Bit
31:16
15
14
13:11
10:8
7
6
5
4:3
2:0
Value
0
1
0
1
000
001
010
011
100
101
000
001
010
011
100
101
1
0
00
01
10
11
000
001
010
011
100
101
110
Other
Description
These bits are reserved.
Positive ADC buffer bypass.
Set to 0 by the user to enable the positive ADC buffer.
Set to 1 by the user to bypass the positive ADC buffer.
Negative ADC buffer bypass.
Set to 0 by the user to enable the negative ADC buffer.
Set to 1 by the user to bypass the negative ADC buffer.
ADC clock speed.
f
f
f
f
f
f
ADC acquisition time (number of ADC clocks).
2 clocks.
4 clocks.
8 clocks (default value).
16 clocks.
32 clocks.
64 clocks.
Enable conversion.
Set by the user to 1 to enable conversion mode.
Cleared by the user to 0 to disable conversion mode.
Reserved. The user sets this bit to 0.
ADC power control.
Set by the user to 1 to place the ADC in normal mode. The ADC must be powered up for at least 5 μs
before it converts correctly.
Cleared by the user to 0 to place the ADC in power-down mode.
Conversion mode.
Single-ended mode.
Differential mode.
Pseudo differential mode.
Reserved.
Conversion type.
Enable the ADC
Enable Timer1 as a conversion input.
Enable Timer0 as a conversion input.
Single software conversion. Automatically set to 000 after conversion.
Continuous software conversion.
PLA conversion.
PWM conversion.
Reserved.
ADC
ADC
ADC
ADC
ADC
ADC
divide-by-1. This divider is provided to obtain a 1 MSPS ADC with an external clock of <41.78 MHz.
divide-by-2 (default value).
divide-by-4.
divide-by-8.
divide-by-16.
divide-by-32.
f
ADC
= f
CORE
Conversion
CONVST
function on Pin F3 as a conversion input.
Rev. 0 | Page 30 of 96
=
19 ADC Clocks + Acquisition Time

Related parts for ADUC7121