ADUC842 Analog Devices, ADUC842 Datasheet - Page 25

• Manufacturer Part Number: ADUC842
• Description: Precision Analog Microcontroller: 16MIPS 8052 Flash MCU + 8-Ch 12-Bit ADC + Dual 12-Bit DAC
• Manufacturer: Analog Devices

Specifications of ADUC842

• Mcu Core: 8052
• Mcu Speed (mips): 16
• Sram (bytes): 2304Bytes
• Gpio Pins: 34
• Adc # Channels: 8
• Other: PWM

ADCCON2—(ADC Control SFR 2)
The ADCCON2 register controls ADC channel selection and
conversion modes as detailed below.
SFR Address
SFR Power-On Default
Bit Addressable
Table 8. ADCCON2 SFR Bit Designations
Bit No.
7
6
5
4
3
2
1
0
Name
ADCI
DMA
CCONV
SCONV
CS3
CS2
CS1
CS0
Description
ADC Interrupt Bit.
Set by hardware at the end of a single ADC conversion cycle or at the end of a DMA block conversion.
Cleared by hardware when the PC vectors to the ADC interrupt service routine. Otherwise, the ADCI bit is cleared
by user code.
DMA Mode Enable Bit.
Set by the user to enable a preconfigured ADC DMA mode operation. A more detailed description of this mode is
given in the ADC DMA Mode section. The DMA bit is automatically set to 0 at the end of a DMA cycle. Setting this
bit causes the ALE output to cease; it will start again when DMA is started and will operate correctly after DMA is
complete.
Continuous Conversion Bit.
Set by the user to initiate the ADC into a continuous mode of conversion. In this mode, the ADC starts converting
based on the timing and channel configuration already set up in the ADCCON SFRs; the ADC automatically starts
another conversion once a previous conversion has completed.
Single Conversion Bit.
Set to initiate a single conversion cycle. The SCONV bit is automatically reset to 0 on completion of the single
conversion cycle.
Channel Selection Bits.
Allow the user to program the ADC channel selection under software control. When a conversion is initiated, the
converted channel is the one pointed to by these channel selection bits. In DMA mode, the channel selection is
derived from the channel ID written to the external memory.
CS3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
All other combinations reserved.
D8H
00H
Yes
CS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
CS1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
CS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Rev. 0 | Page 25 of 88
CH#
0
1
2
3
4
5
6
7
Temp Monitor
DAC0
DAC1
AGND
V
DMA STOP
REF
Requires minimum of 1 µs to acquire.
Only use with internal DAC output buffer on.
Only use with internal DAC output buffer on.
Place in XRAM location to finish DMA sequence; refer to
the ADC DMA Mode section.
ADuC841/ADuC842/ADuC843