AD7693 Analog Devices, AD7693 Datasheet - Page 19

no-image

AD7693

Manufacturer Part Number
AD7693
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD7693

Resolution (bits)
16bit
# Chan
1
Sample Rate
500kSPS
Interface
Ser,SPI
Analog Input Type
Diff-Uni
Ain Range
(2Vref) p-p,Bip (Vref) x 2
Adc Architecture
SAR
Pkg Type
CSP,SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7693BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7693BCPZRL
Manufacturer:
ST
Quantity:
2 000
Part Number:
AD7693BRMZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7693BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7693BRMZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7693BRMZ-RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7693BRMZRL7
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7693BRMZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
CS MODE, 4-WIRE WITHOUT BUSY INDICATOR
This mode is usually used when multiple AD7693s are
connected to an SPI-compatible digital host.
A connection diagram example using two AD7693s is shown in
Figure 38, and the corresponding timing is given in Figure 39.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback. (If SDI and CNV are low, SDO is
driven low.) Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
SDI(CS1)
SDI(CS2)
ACQUISITION
SDO
CNV
SCK
t
SSDICNV
t
HSDICNV
CONVERSION
t
CONV
t
EN
SDI
AD7693
Figure 39. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing
Figure 38. CS Mode, 4-Wire Without Busy Indicator Connection Diagram
D15
CNV
SCK
1
t
HSDO
D14
SDO
2
D13
3
t
DSDO
t
SCKL
t
Rev. A | Page 19 of 24
SCKH
14
SDI
t
SCK
AD7693
15
D1
CNV
SCK
t
CYC
time elapses and then held high for the maximum possible
conversion time to avoid the generation of the busy signal
indicator. When the conversion is complete, the AD7693 enters
the acquisition phase and powers down. Each ADC result can
be read by bringing its SDI input low, which consequently
outputs the MSB onto SDO. The remaining data bits are clocked
by subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge will allow a faster
reading rate, provided it has an acceptable hold time. After the
16
first), SDO returns to high impedance and another AD7693 can
be read.
16
D0
ACQUISITION
th
SDO
SCK falling edge or when SDI goes high (whichever occurs
t
ACQ
D16
17
CS2
CS1
CONVERT
DATA IN
CLK
DIGITAL HOST
D15
18
30
31
D1
32
D0
t
DIS
AD7693

Related parts for AD7693