AD7191 Analog Devices, AD7191 Datasheet

no-image

AD7191

Manufacturer Part Number
AD7191
Description
Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
Manufacturer
Analog Devices
Datasheet

Specifications of AD7191

Resolution (bits)
24bit
# Chan
3
Sample Rate
120SPS
Interface
Ser,SPI
Analog Input Type
Diff-Uni
Ain Range
Bip (Vref)/(PGA Gain)
Adc Architecture
Sigma-Delta
Pkg Type
SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7191BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7191BRUZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD7191BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7191BRUZ-REEL
Manufacturer:
MURATA
Quantity:
20 000
Part Number:
AD7191BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
FEATURES
Pin-programmable output rate
Output data rate: 10 Hz, 50 Hz, 60 Hz, 120 Hz
Pin-programmable PGA
Gain: 1, 8, 64, 128
Pin-programmable power-down and reset
RMS noise: 15 nV @ 10 Hz (gain = 128)
Up to 21.5 noise free bits (gain = 1)
Internal or external clock
Bridge power-down switch
Offset drift: 5 nV/°C
Gain drift: 1 ppm/°C
Specified drift over time
Simultaneous 50 Hz/60 Hz rejection
Internal temperature sensor
Power supply: 3 V to 5.25 V
Current: 4.35 mA
Temperature range: –40°C to +105°C
Package: 24-lead TSSOP
INTERFACE
2-wire serial
SPI, QSPI™, and MICROWIRE™ compatible
Schmitt trigger on SCLK
APPLICATIONS
Weigh scales
Strain gauge transducers
Pressure measurement
Medical and scientific instrumentation
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
BPDSW
AIN1
AIN2
AIN3
AIN4
AV
AD7191
DD
MUX
AGND
TEMPERATURE
Pin-Programmable, Ultralow Noise, 24-Bit,
SENSOR
FUNCTIONAL BLOCK DIAGRAM
DV
DD
PGA
DGND
MCLK1
Sigma-Delta ADC for Bridge Sensors
CIRCUITRY
CLOCK
REFIN(+) REFIN(–)
Figure 1.
MCLK2
ADC
Σ-Δ
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
GENERAL DESCRIPTION
The AD7191 is a low noise, complete analog front end for high
precision measurement applications. It contains a low noise,
24-bit sigma-delta (Σ-Δ) ADC. The on-chip low noise gain
stage means that signals of small amplitude can be interfaced
directly to the ADC. It contains two differential analog inputs.
The part also includes a temperature sensor that can be used for
temperature compensation.
For ease-of-use, all the features of the AD7191 are controlled by
dedicated pins. The on-chip PGA has a gain of 1, 8, 64, or 128,
supporting a full-scale differential input of ±5 V, ±625 mV,
±78 mV, or ±39 mV. The output data rate can be programmed
to 10 Hz, 50 Hz, 60 Hz, or 120 Hz. Simultaneous 50 Hz and 60 Hz
rejection is obtained when the output data rate is set to 10 Hz
or 50 Hz; 60 Hz only rejection is obtained when the output data
rate is set to 60 Hz. The AD7191 can be operated with the
internal clock, or an external clock can be used.
The part operates with a power supply of 3 V to 5.25 V. It
consumes a current of 4.35 mA. It is available in a 24-lead
TSSOP package.
ODR2 ODR1 TEMP
AND CONTROL
INTERFACE
SERIAL
LOGIC
©2009 Analog Devices, Inc. All rights reserved.
DOUT/RDY
SCLK
PDOWN
CHAN
CLKSEL
PGA2
PGA1
AD7191
www.analog.com

Related parts for AD7191

AD7191 Summary of contents

Page 1

... Hz only rejection is obtained when the output data rate is set to 60 Hz. The AD7191 can be operated with the internal clock external clock can be used. The part operates with a power supply 5. consumes a current of 4 ...

Page 2

... AD7191 TABLE OF CONTENTS Features .............................................................................................. 1 Interface ............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Timing Characteristics ................................................................ 6 Timing Diagram ........................................................................... 6 Absolute Maximum Ratings ............................................................ 7 ESD Caution .................................................................................. 7 Pin Configuration and Function Descriptions ............................. 8 Typical Performance Characteristics ........................................... 10 RMS Noise and Resolution Specifications .................................. 13 ADC Circuit Information .............................................................. 14 Overview ...................................................................................... 14 Filter, Data Rate, and Settling Time ......................................... 14 REVISION HISTORY 5/09— ...

Page 3

... V min/V max DD AGND + 250 mV V min V max AV − 250 mV DD Rev Page AD7191 ; REFIN(−) = AGND; MCLK = 4.92 MHz; all DD Test Conditions/Comments See the RMS Noise and Resolution Specifications section See the RMS Noise and Resolution Specifications section ±2 ppm typical, AV ...

Page 4

... Hysteresis Input Currents LOGIC OUTPUT (DOUT/RDY) 2 Output High Voltage Output Low Voltage Output High Voltage Output Low Voltage AD7191B Unit ±2 nA max ±3 nA max ±5 pA/°C typ AV V nom min AV V max DD AGND – ...

Page 5

... Offset binary 3/5.25 V min/V max 2.7/5.25 V min/V max 0.85 mA max 3.6 mA max 5 mA max 0.4 mA max 0.6 mA max 1.5 mA typ 3 μA max Rev Page AD7191 Test Conditions/Comments 0.75 mA typical, gain = typical, gain = typical, gain = 64 or 128. 0.35 mA typical 0.5 mA typical External crystal used. ...

Page 6

... AD7191 TIMING CHARACTERISTICS 5. 2 5.25 V; AGND = DGND = 0 V, Input Logic Input Logic Table Parameter Limit MIN MAX t 100 3 t 100 4 Read Operation Sample tested during initial release to ensure compliance. All input signals are specified with t 2 See Figure 3 ...

Page 7

... 0 device reliability. −0 0 ESD CAUTION −0 0 −0 0 −40°C to +105°C −65°C to +150°C 150°C 128°C/W 42°C/W 260°C Rev Page AD7191 ...

Page 8

... CLKSEL Clock Select, Digital Input Pin. This pin selects the clock source to be used by the AD7191. When CLKSEL is tied low, the external clock/crystal is used as the clock source. When CLKSEL is tied high, the internal 4.92 MHz clock is used as the clock source to the AD7191. ...

Page 9

... Output Data Rate, Digital Input Pin. This pin is used with ODR1 to select the output data rate. See Table 5. is independent vice versa independent vice versa. DD Rev Page AD7191 . Therefore, DV can be operated Therefore, AV can be operated ...

Page 10

... AD7191 TYPICAL PERFORMANCE CHARACTERISTICS 8,388,295 8,388,290 8,388,285 8,388,280 8,388,275 8,388,270 0 200 400 600 SAMPLE Figure 5. Noise ( Output Data Rate = 10 Hz, REF DD Gain = 128) 150 100 50 0 CODE Figure 6. Noise Distribution Histogram ( Output Data Rate = 10 Hz, Gain = 128) REF DD 8,388,330 ...

Page 11

... Output Data Rate = 120 Hz, Gain = 1) REF –1 –2 800 1000 – –5 –10 –15 –20 –0.03 Rev Page AD7191 –3 –2 – (V) IN Figure 11. INL (Gain = 1) –0.02 –0.01 0 0.01 0.02 V (V) IN Figure 12. INL (Gain = 128) 4 0.03 ...

Page 12

... AD7191 170 168 166 164 162 160 158 156 154 –60 –40 – TEMPERATURE (°C) Figure 13. Offset Error (Gain = 1) 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 –1.2 –1.4 –60 –40 – TEMPERATURE (°C) Figure 14. Offset Error (Gain = 128) 1.000008 1.000006 1 ...

Page 13

... RMS NOISE AND RESOLUTION SPECIFICATIONS Table 5 shows the rms noise of the AD7191 for the four output data rates and four gains. The numbers given are for an external 5 V reference. These numbers are typical and are generated with a differential input voltage Table 6 shows the effective resolution ...

Page 14

... If the step change occurs synchronous to the conversion period (see Figure 17), then to generate a valid conversion, the settling time of the AD7191 must be allowed. If the step change occurs asynchronous to the end of a conversion (see Figure 18), then to generate a valid conversion, an extra conversion period must be allowed. The diagrams show the case for an output data rate ...

Page 15

... FREQUENCY (Hz) Figure 22. Filter Profile for the 120 Hz Output Data Rate GAIN The AD7191 has four gain options: gain = 1, gain = 8, gain = 64, and gain = 128. The PGA2 and PGA1 pins are used to set the gain. The analog input range is +V /gain. Table 7 shows the REF gains and the corresponding analog input ranges ...

Page 16

... Code = 2 × [(AIN × Gain/V where AIN is the analog input voltage (AIN1 – AIN2 or AIN3 – AIN4), Gain 64, or 128, and for the AD7191. BRIDGE POWER-DOWN SWITCH The bridge power-down switch (BPDSW) is useful in battery- powered applications where it is essential that the power consumption of the system be optimized. A 350 Ω ...

Page 17

... However, because the resolution of the AD7191 is so high, and the noise levels from the AD7191 are so low, care must be taken with regard to grounding and layout. The printed circuit board should be designed such that the analog and digital sections are separated and confined to certain areas of the board ...

Page 18

... The analog ground plane should be allowed to run under the AD7191 to prevent noise coupling. The power supply lines to the AD7191 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching ...

Page 19

... WEIGH SCALES Figure 24 shows the AD7191 being used in a weigh scale application. The load cell is arranged in a bridge network and gives a differential output voltage between its OUT+ and OUT– ...

Page 20

... AD7191 OUTLINE DIMENSIONS 0.15 0.05 ORDERING GUIDE Models Temperature Range 1 AD7191BRUZ –40°C to +105°C 1 AD7191BRUZ-REEL –40°C to +105° RoHS Compliant Part. ©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 7.90 7.80 7. 4.50 4.40 4.30 6.40 BSC ...

Related keywords