IS61C6416-10T INTEGRATED CIRCUIT SOLUTION, IS61C6416-10T Datasheet
IS61C6416-10T
Related parts for IS61C6416-10T
IS61C6416-10T Summary of contents
Page 1
... Output Enable inputs, CE and OE. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access. The IS61C6416 is packaged in the JEDEC standard 44-pin 400mil SOJ and 44-pin 400mil TSOP-2. DECODER MEMORY ARRAY ...
Page 2
... IS61C6416 PIN CONFIGURATIONS 44-Pin SOJ A15 A14 A13 A12 A11 I/ I/O15 I/ I/O14 I/ I/O13 I/ I/O12 Vcc 11 34 GND GND 12 33 Vcc I/ I/O11 I/ I/O10 I/ I/ A10 18 27 ...
Page 3
... IS61C6416 ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Terminal Voltage with Respect to GND TERM T Storage Temperature STG P Power Dissipation Output Current (LOW) OUT OPERATING RANGE Range Ambient Temperature Commercial 0°C to +70°C Industrial –40°C to +85°C DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Output HIGH Voltage ...
Page 4
... IS61C6416 CAPACITANCE (1) Symbol Parameter C Input Capacitance IN C Input/Output Capacitance OUT Note: 1. Tested initially and after any design or process changes that may affect these parameters. READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time RC t Address Access Time AA t Output Hold Time ...
Page 5
... IS61C6416 AC WAVEFORMS READ CYCLE NO. 1 (Address Controlled) ( (1,2) ADDRESS D OUT PREVIOUS DATA VALID READ CYCLE NO. 2 (1,3) ADDRESS LZCE LB LZB HIGH-Z D OUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE, CE, UB Address is valid prior to or coincident with CE LOW transition. ...
Page 6
... IS61C6416 WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Write Cycle Time Write End t SCE t Address Setup Time AW to Write End t Address Hold from Write End HA t Address Setup Time SA LB, UB Valid to End of Write t PWB WE Pulse Width t PWE t Data Setup to Write End ...
Page 7
... IS61C6416 AC WAVEFORMS WRITE CYCLE NO Controlled) WE ADDRESS UB DATA UNDEFINED OUT D IN Notes: 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at least one of the LB and UB inputs being in the LOW state. ...
Page 8
... IS61C6416 WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) ADDRESS OE CE LOW UB DATA UNDEFINED OUT D IN WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) ADDRESS OE LOW CE LOW UB DATA UNDEFINED OUT D IN Notes: 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write ...
Page 9
... IS61C6416 WRITE CYCLE NO. 4 (UB/LB Back to Back Write) ADDRESS OE CE LOW WE UB OUT DATA UNDEFINED D IN Integrated Circuit Solution Inc. SR012- ADDRESS 1 ADDRESS PBW WORD 1 HZWE HIGH DATA IN VALID PBW WORD 2 t LZWE ...
Page 10
... IS61C6416 ORDERING INFORMATION Commercial Range: 0°C to +70°C Speed (ns) Order Part No. 10 IS61C6416-10T 10 IS61C6416-10K 12 IS61C6416-12T 12 IS61C6416-12K 15 IS61C6416-15T 15 IS61C6416-15K 20 IS61C6416-20T 20 IS61C6416-20K NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, 10 ORDERING INFORMATION Industrial Range: –40°C to +85°C Speed (ns) Package 12 400mil TSOP-2 12 400mil SOJ 15 400mil TSOP-2 ...